A carbon nanotube transistor based RISC-V processor using pass transistor logic
Amarnath, Aporva, Siying Feng, Pal, Subhankar, Ajayi, Tutu, Rovinski, Austin, Dreslinski, Ronald G.
Published in 2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED) (01.07.2017)
Published in 2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED) (01.07.2017)
Get full text
Conference Proceeding
OuterSPACE: An Outer Product Based Sparse Matrix Multiplication Accelerator
Pal, Subhankar, Beaumont, Jonathan, Park, Dong-Hyeon, Amarnath, Aporva, Feng, Siying, Chakrabarti, Chaitali, Kim, Hun-Seok, Blaauw, David, Mudge, Trevor, Dreslinski, Ronald
Published in 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA) (01.02.2018)
Published in 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA) (01.02.2018)
Get full text
Conference Proceeding
DAP: A 507-GMACs/J 256-Core Domain Adaptive Processor for Wireless Communication and Linear Algebra Kernels in 12-nm FINFET
Chen, Kuan-Yu, Yang, Chi-Sheng, Sun, Yu-Hsiu, Tseng, Chien-Wei, Fayazi, Morteza, He, Xin, Feng, Siying, Yue, Yufan, Mudge, Trevor, Dreslinski, Ronald, Kim, Hun-Seok, Blaauw, David
Published in IEEE journal of solid-state circuits (28.08.2024)
Published in IEEE journal of solid-state circuits (28.08.2024)
Get full text
Journal Article
A 7.3 M Output Non-Zeros/J, 11.7 M Output Non-Zeros/GB Reconfigurable Sparse Matrix-Matrix Multiplication Accelerator
Park, Dong-Hyeon, Pal, Subhankar, Feng, Siying, Gao, Paul, Tan, Jielun, Rovinski, Austin, Xie, Shaolin, Zhao, Chun, Amarnath, Aporva, Wesley, Timothy, Beaumont, Jonathan, Chen, Kuan-Yu, Chakrabarti, Chaitali, Taylor, Michael Bedford, Mudge, Trevor, Blaauw, David, Kim, Hun-Seok, Dreslinski, Ronald G.
Published in IEEE journal of solid-state circuits (01.04.2020)
Published in IEEE journal of solid-state circuits (01.04.2020)
Get full text
Journal Article
CoSPARSE: A Software and Hardware Reconfigurable SpMV Framework for Graph Analytics
Feng, Siying, Sun, Jiawen, Pal, Subhankar, He, Xin, Kaszyk, Kuba, Park, Dong-hyeon, Morton, Magnus, Mudge, Trevor, Cole, Murray, O'Boyle, Michael, Chakrabarti, Chaitali, Dreslinski, Ronald
Published in 2021 58th ACM/IEEE Design Automation Conference (DAC) (05.12.2021)
Published in 2021 58th ACM/IEEE Design Automation Conference (DAC) (05.12.2021)
Get full text
Conference Proceeding
A 507 GMACs/J 256-Core Domain Adaptive Systolic-Array-Processor for Wireless Communication and Linear-Algebra Kernels in 12nm FINFET
Chen, Kuan-Yu, Yang, Chi-Sheng, Sun, Yu-Hsiu, Tseng, Chien-Wei, Fayazi, Morteza, He, Xin, Feng, Siying, Yue, Yufan, Mudge, Trevor, Dreslinski, Ronald, Kim, Hun-Seok, Blaauw, David
Published in 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) (12.06.2022)
Published in 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) (12.06.2022)
Get full text
Conference Proceeding
A 7.3 M Output Non-Zeros/J Sparse Matrix-Matrix Multiplication Accelerator using Memory Reconfiguration in 40 nm
Pal, Subhankar, Park, Dong-hyeon, Feng, Siying, Gao, Paul, Tan, Jielun, Rovinski, Austin, Xie, Shaolin, Zhao, Chun, Amarnath, Aporva, Wesley, Timothy, Beaumont, Jonathan, Chen, Kuan-Yu, Chakrabarti, Chaitali, Taylor, Michael, Mudge, Trevor, Blaauw, David, Kim, Hun-Seok, Dreslinski, Ronald
Published in 2019 Symposium on VLSI Circuits (01.06.2019)
Published in 2019 Symposium on VLSI Circuits (01.06.2019)
Get full text
Conference Proceeding
A 7.3 M Output Non-Zeros/J Sparse Matrix-Matrix Multiplication Accelerator using Memory Reconfiguration in 40 nm
Pal, Subhankar, Park, Dong-hyeon, Feng, Siying, Gao, Paul, Tan, Jielun, Rovinski, Austin, Xie, Shaolin, Zhao, Chun, Amarnath, Aporva, Wesley, Timothy, Beaumont, Jonathan, Chen, Kuan-Yu, Chakrabarti, Chaitali, Taylor, Michael, Mudge, Trevor, Blaauw, David, Kim, Hun-Seok, Dreslinski, Ronald
Published in 2019 Symposium on VLSI Technology (01.06.2019)
Published in 2019 Symposium on VLSI Technology (01.06.2019)
Get full text
Conference Proceeding
Numerical calculation and simulation analysis of 1 / 3 frequency division resonance
Zhang, Xin, Tang, Liang, Zhao, Renzheng, Li, Zhenqiang, Wang, Lei, Chen, Xiaoyue, Feng, Siying
Published in 2024 4th International Conference on Electronics, Circuits and Information Engineering (ECIE) (24.05.2024)
Published in 2024 4th International Conference on Electronics, Circuits and Information Engineering (ECIE) (24.05.2024)
Get full text
Conference Proceeding
Accelerating Graph Analytics on a Reconfigurable Architecture with a Data-Indirect Prefetcher
Yang, Yichen, Li, Jingtao, Talati, Nishil, Pal, Subhankar, Feng, Siying, Chakrabarti, Chaitali, Mudge, Trevor, Dreslinski, Ronald
Year of Publication 28.01.2023
Year of Publication 28.01.2023
Get full text
Journal Article
BOTTOM-MOUNTED LARGE-CAPACITY SINGLE-AIR PUMP FOAM GENERATING DEVICE
YE, Songwen, FENG, Siying, HUANG, Yongfu, CHANG, Hsu-hui, YANG, Senlin
Year of Publication 28.08.2024
Get full text
Year of Publication 28.08.2024
Patent
UNDERNEATH LARGE-CAPACITY SINGLE-GAS-PUMP FOAM GENERATING DEVICE
YE, Songwen, FENG, Siying, HUANG, Yongfu, CHANG, Hsu-hui, YANG, Senlin
Year of Publication 21.03.2024
Get full text
Year of Publication 21.03.2024
Patent
HETSIM: Simulating Large-Scale Heterogeneous Systems using a Trace-driven, Synchronization and Dependency-Aware Framework
Pal, Subhankar, Kaszyk, Kuba, Feng, Siying, Franke, Bjorn, Cole, Murray, O'Boyle, Michael, Mudge, Trevor, Dreslinski, Ronald G.
Published in 2020 IEEE International Symposium on Workload Characterization (IISWC) (01.10.2020)
Published in 2020 IEEE International Symposium on Workload Characterization (IISWC) (01.10.2020)
Get full text
Conference Proceeding