Low-power realization of FIR filters on programmable DSPs
Mehendale, M., Sherlekar, S.D., Venkatesh, G.
Published in IEEE transactions on very large scale integration (VLSI) systems (01.12.1998)
Published in IEEE transactions on very large scale integration (VLSI) systems (01.12.1998)
Get full text
Journal Article
Extensions to programmable DSP architectures for reduced power dissipation
Mehendale, M., Sherlekar, S.D., Venkatesh, G.
Published in Proceedings Eleventh International Conference on VLSI Design (1998)
Published in Proceedings Eleventh International Conference on VLSI Design (1998)
Get full text
Conference Proceeding
Area-delay tradeoff in distributed arithmetic based implementation of FIR filters
Mehendale, M., Sherlekar, S.D., Venkatesh, G.
Published in Proceedings Tenth International Conference on VLSI Design (1997)
Published in Proceedings Tenth International Conference on VLSI Design (1997)
Get full text
Conference Proceeding
State Assignment for Optimal Design of Monitored Self-Checking Sequential Circuits
Parekhji, R.A., Venkatesh, G., Sherlekar, S.D.
Published in The Sixth International Conference on VLSI Design (1993)
Published in The Sixth International Conference on VLSI Design (1993)
Get full text
Conference Proceeding
State encoding and functional decomposition for self-checking sequential circuit design
Pagey, S., Sherlekar, S.D., Venkatesh, G.
Published in Proceedings of 1993 IEEE 2nd Asian Test Symposium (ATS) (1993)
Published in Proceedings of 1993 IEEE 2nd Asian Test Symposium (ATS) (1993)
Get full text
Conference Proceeding
Low power realization of FIR filters using multirate architectures
Mehendale, M., Sherlekar, S.D., Venkatesh, G.
Published in Proceedings of 9th International Conference on VLSI Design (1996)
Published in Proceedings of 9th International Conference on VLSI Design (1996)
Get full text
Conference Proceeding
Optimized code generation of multiplication-free linear transforms
Mehendale, M., Venkatesh, G., Sherlekar, S.D.
Published in 33rd Design Automation Conference Proceedings, 1996 (1996)
Published in 33rd Design Automation Conference Proceedings, 1996 (1996)
Get full text
Conference Proceeding
Design of monitored self-checking sequential circuits for enhanced fault models
Parekhji, R.A., Venkatesh, G., Sherlekar, S.D.
Published in Proceedings of 1993 IEEE 2nd Asian Test Symposium (ATS) (1993)
Published in Proceedings of 1993 IEEE 2nd Asian Test Symposium (ATS) (1993)
Get full text
Conference Proceeding
Coefficient optimization for low power realization of FIR filters
Get full text
Conference Proceeding
Techniques for low power realization of FIR filters
Mehendale, M., Sherlekar, S.D., Venkatesh, G.
Published in Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair (1995)
Published in Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair (1995)
Get full text
Conference Proceeding
Fault coverage analysis in monitored sequential circuits
Parekhji, R.A., Venkatesh, G., Sherlekar, S.D.
Published in Proceedings of IEEE 3rd Asian Test Symposium (ATS) (1994)
Published in Proceedings of IEEE 3rd Asian Test Symposium (ATS) (1994)
Get full text
Conference Proceeding
A Behavioral Fault Simulator For Ideal
Khoche, A., Sherlekar, S.D., Venkatesh, G.
Published in The Fifth International Conference on VLSI Design (1992)
Published in The Fifth International Conference on VLSI Design (1992)
Get full text
Conference Proceeding
Simulator for IDEAL-implementation and environment
Parekhji, R.A., Venkatesh, G., Sherlekar, S.D., Biswas, S.
Published in [1991] Proceedings. Fourth CSI/IEEE International Symposium on VLSI Design (1991)
Published in [1991] Proceedings. Fourth CSI/IEEE International Symposium on VLSI Design (1991)
Get full text
Conference Proceeding
A Methodology for Designing Optimal Self-Checking Sequential Circuits
Parekhji, R.A., Venkatesh, G., Sherlekar, S.D.
Published in 1991, Proceedings. International Test Conference (1991)
Published in 1991, Proceedings. International Test Conference (1991)
Get full text
Conference Proceeding
Techniques for reducing hardware requirement of self checking combinational circuits
Pagey, S., Sherlekar, S.D., Venkatesh, G.
Published in Proceedings First Asian Test Symposium (ATS `92) (1992)
Published in Proceedings First Asian Test Symposium (ATS `92) (1992)
Get full text
Conference Proceeding