Search Results - "Sabde, Jagdish" :: K.UTB vyhledávací portál | TBU Library Retrieval Portal

AC stress mode to screen out word line to word line shorts

AC stress mode to screen out word line to word line shorts

by Magia Sagar, Sabde Jagdish
Year of Publication 04.10.2016

Get full text

Patent

Determination of Bit Line to Low Voltage Signal Shorts

Determination of Bit Line to Low Voltage Signal Shorts

by MAGIA SAGAR, SABDE JAGDISH
Year of Publication 14.01.2016

Get full text

Patent

Determination of Word Line to Local Source Line Shorts

Determination of Word Line to Local Source Line Shorts

by MAGIA SAGAR, SABDE JAGDISH
Year of Publication 14.01.2016

Get full text

Patent

NAND-Struktur mit Stufenauswahl-Gate-Transistoren

NAND-Struktur mit Stufenauswahl-Gate-Transistoren

by Rabkin, Peter, Sabde, Jagdish, Pachamuthu, Jayavel
Year of Publication 22.02.2024

Get full text

Patent

Determination of word line to local source line shorts

Determination of word line to local source line shorts

by Magia Sagar, Sabde Jagdish M
Year of Publication 01.11.2016

Get full text

Patent

Techniques for determining local interconnect defects

Techniques for determining local interconnect defects

by Sabde, Jagdish, Pachamuthu, Jayavel, Magia, Sagar
Year of Publication 24.07.2018

Get full text

Patent

NAND structure with tier select gate transistors

NAND structure with tier select gate transistors

by Rabkin, Peter, Sabde, Jagdish, Pachamuthu, Jayavel
Year of Publication 24.04.2018

Get full text

Patent

Erase stress and delta erase loop count methods for various fail modes in non-volatile memory

Erase stress and delta erase loop count methods for various fail modes in non-volatile memory

by Magia Sagar, Pachamuthu Jayavel, Sabde Jagdish
Year of Publication 03.04.2018

Get full text

Patent

AC Stress Mode to Screen Out Word Line to Word Line Shorts

AC Stress Mode to Screen Out Word Line to Word Line Shorts

by MAGIA SAGAR, SABDE JAGDISH M
Year of Publication 14.01.2016

Get full text

Patent

NAND STRUCTURE WITH TIER SELECT GATE TRANSISTORS

NAND STRUCTURE WITH TIER SELECT GATE TRANSISTORS

by RABKIN, Peter, SABDE, Jagdish, PACHAMUTHU, Jayavel
Year of Publication 05.10.2017

Get full text

Patent

NAND STRUCTURE WITH TIER SELECT GATE TRANSISTORS

NAND STRUCTURE WITH TIER SELECT GATE TRANSISTORS

by Rabkin Peter, Pachamuthu Jayavel, Sabde Jagdish
Year of Publication 05.10.2017

Get full text

Patent

Determination of word line to word line shorts between adjacent blocks

Determination of word line to word line shorts between adjacent blocks

by Magia Sagar, Sabde Jagdish, Nguyen Khanh
Year of Publication 16.05.2017

Get full text

Patent

DETERMINATION OF WORD LINE TO WORD LINE SHORTS BETWEEN ADJACENT BLOCKS

DETERMINATION OF WORD LINE TO WORD LINE SHORTS BETWEEN ADJACENT BLOCKS

by Magia Sagar, Sabde Jagdish, Nguyen Khanh
Year of Publication 26.01.2017

Get full text

Patent

Select gate defect detection

Select gate defect detection

by Magia Sagar, Pachamuthu Jayavel, Sabde Jagdish
Year of Publication 27.12.2016

Get full text

Patent

Determination of word line to word line shorts between adjacent blocks

Determination of word line to word line shorts between adjacent blocks

by Magia Sagar, Sabde Jagdish, Nguyen Khanh
Year of Publication 06.12.2016

Get full text

Patent

Adaptive multi-page programming methods and apparatus for non-volatile memory

Adaptive multi-page programming methods and apparatus for non-volatile memory

by Magia Sagar, Paudel Rajan, Sabde Jagdish
Year of Publication 15.11.2016

Get full text

Patent

Block and zone erase algorithm for memory

Block and zone erase algorithm for memory

by Magia Sagar, Paudel Rajan, Sabde Jagdish
Year of Publication 20.09.2016

Get full text

Patent

Techniques for Determining Local Interconnect Defects

Techniques for Determining Local Interconnect Defects

by Magia Sagar, Pachamuthu Jayavel, Sabde Jagdish
Year of Publication 11.08.2016

Get full text

Patent

ADAPTIVE MULTI-PAGE PROGRAMMING METHODS AND APPARATUS FOR NON-VOLATILE MEMORY

ADAPTIVE MULTI-PAGE PROGRAMMING METHODS AND APPARATUS FOR NON-VOLATILE MEMORY

by Magia Sagar, Paudel Rajan, Sabde Jagdish
Year of Publication 28.07.2016

Get full text

Patent

Parity relocation for reducing temperature throttling

Parity relocation for reducing temperature throttling

by Rajagiri, Avinash, Liao, Dongxiang, Anand, Abhinav, Sabde, Jagdish Machindra, Ghai, Ashish Pal Singh, Linnen, Daniel Joseph
Year of Publication 18.02.2020

Get full text

Patent