Memory-Link Compression Schemes: A Value Locality Perspective
Thuresson, Martin, Spracklen, Lawrence, Stenstrom, Per
Published in IEEE transactions on computers (01.07.2008)
Published in IEEE transactions on computers (01.07.2008)
Get full text
Journal Article
Scheduling Parallel Real-Time Recurrent Tasks on Multicore Platforms
Pathan, Risat, Voudouris, Petros, Stenstrom, Per
Published in IEEE transactions on parallel and distributed systems (01.04.2018)
Published in IEEE transactions on parallel and distributed systems (01.04.2018)
Get full text
Journal Article
The Velox Transactional Memory Stack
Felber, P, Rivière, E, Moreira, W M, Harmanci, D, Marlier, P, Diestelhorst, S, Hohmuth, M, Pohlack, M, Cristal, A, Hur, I, Unsal, O S, Stenström, P, Dragojevic, A, Guerraoui, R, Kapalka, M, Gramoli, V, Drepper, U, Tomić, S, Afek, Y, Korland, G, Shavit, N, Fetzer, C, Nowack, M, Riegel, T
Published in IEEE MICRO (01.09.2010)
Published in IEEE MICRO (01.09.2010)
Get full text
Journal Article
Publication
GBDI: Going Beyond Base-Delta-Immediate Compression with Global Bases
Angerd, Alexandra, Arelakis, Angelos, Spiliopoulos, Vasilis, Sintorn, Erik, Stenstrom, Per
Published in 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA) (01.04.2022)
Published in 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA) (01.04.2022)
Get full text
Conference Proceeding
Timing-Anomaly Free Dynamic Scheduling of Task-Based Parallel Applications
Voudouris, Petros, Stenstrom, Per, Pathan, Risat
Published in 2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS) (01.04.2017)
Published in 2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS) (01.04.2017)
Get full text
Conference Proceeding
Microprocessors in the Era of Terascale Integration
Shekhar Borkar, Jouppi, N.P., Stenstrom, P.
Published in 2007 Design, Automation & Test in Europe Conference & Exhibition (01.04.2007)
Published in 2007 Design, Automation & Test in Europe Conference & Exhibition (01.04.2007)
Get full text
Conference Proceeding
ProFess: A Probabilistic Hybrid Main Memory Management Framework for High Performance and Fairness
Knyaginin, Dmitry, Papaefstathiou, Vassilis, Stenstrom, Per
Published in 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA) (01.02.2018)
Published in 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA) (01.02.2018)
Get full text
Conference Proceeding
CBP: Coordinated management of cache partitioning, bandwidth partitioning and prefetch throttling
Holtryd, Nadja Ramhoj, Manivannan, Madhavan, Stenstrom, Per, Pericas, Miquel
Published in 2021 30th International Conference on Parallel Architectures and Compilation Techniques (PACT) (01.09.2021)
Published in 2021 30th International Conference on Parallel Architectures and Compilation Techniques (PACT) (01.09.2021)
Get full text
Conference Proceeding