Gate signal control circuit for DDR memory system
Cheruku, Sridhar, Wu, Hong-Yi, Subramanian, Sivaramakrishnan, Chao, Ko-Ching
Year of Publication 14.06.2022
Get full text
Year of Publication 14.06.2022
Patent
Method for controlling multi-cycle write leveling process in memory system
Cheruku, Sridhar, Wu, Hong-Yi, Subramanian, Sivaramakrishnan, Chao, Ko-Ching
Year of Publication 12.10.2021
Get full text
Year of Publication 12.10.2021
Patent
Duty-cycle correction circuit for DDR devices
Cheruku, Sridhar, Mohanta, Sandeep Kumar, Subramanian, Sivaramakrishnan, Shaik, Hussainvali
Year of Publication 11.05.2021
Get full text
Year of Publication 11.05.2021
Patent
GATE SIGNAL CONTROL CIRCUIT FOR DDR MEMORY SYSTEM
CHERUKU, Sridhar, WU, Hong-Yi, CHAO, Ko-Ching, SUBRAMANIAN, Sivaramakrishnan
Year of Publication 26.05.2022
Get full text
Year of Publication 26.05.2022
Patent
Physical layer and data processing method
SUBRAMANIAN, SIVARAMAKRISHNAN, CHERUKU, SRIDHAR, CHAO, KOING, SHAIK, HUSSAINVALI
Year of Publication 16.08.2023
Get full text
Year of Publication 16.08.2023
Patent
Physical layer and data processing method
SHAIKH HOSSEIN WALIL, SUBRAMANIAN SIVARAMAKRISHNAN, SRIDHAR. CHERUKU, ZHAO KEQING
Year of Publication 11.08.2023
Get full text
Year of Publication 11.08.2023
Patent
Physical layer and data processing method
SUBRAMANIAN, SIVARAMAKRISHNAN, CHERUKU, SRIDHAR, CHAO, KOING, SHAIK, HUSSAINVALI
Year of Publication 01.07.2023
Get full text
Year of Publication 01.07.2023
Patent
Duty-cycle correction circuit for DDR devices
SUBRAMANIAN, SIVARAMAKRISHNAN, CHERUKU, SRIDHAR, MOHANTA, SANDEEP KUMAR, SHAIK, HUSSAINVALI
Year of Publication 16.03.2022
Get full text
Year of Publication 16.03.2022
Patent
Duty-cycle correction circuit for ddr devices
SUBRAMANIAN, SIVARAMAKRISHNAN, CHERUKU, SRIDHAR, MOHANTA, SANDEEP KUMAR, SHAIK, HUSSAINVALI
Year of Publication 11.10.2021
Get full text
Year of Publication 11.10.2021
Patent