Methods and apparatus to compile instructions for a vector of instruction pointers processor architecture to enable speculative execution and avoid data corruption
Zakirov, Marat, Rodchenko, Andrey, Shurygin, Boris V, Scherbinin, Sergey P, Matveyev, Pavel G, Maslennikov, Dmitry M, Chudnovets, Andrey, Astigeyevich, Yevgeniy M
Year of Publication 01.10.2019
Get full text
Year of Publication 01.10.2019
Patent
Method and apparatus to create register windows for parallel iterations to achieve high performance in HW-SW codesigned loop accelerator
Ostanevich, Alexander Y, Ermolovich, Alexander V, Rozhkov, Sergey A, Scherbinin, Sergey P, Motin, Denis G, Maslennikov, Dmitry M, Chudnovets, Andrey, Iyer, Jayesh, Babayan, Boris A
Year of Publication 26.03.2019
Get full text
Year of Publication 26.03.2019
Patent
Method to do control speculation on loads in a high performance strand-based loop accelerator
Ostanevich, Alexander Y, Ermolovich, Alexander V, Rozhkov, Sergey A, Scherbinin, Sergey P, Motin, Denis G, Maslennikov, Dmitry M, Chudnovets, Andrey, Iyer, Jayesh, Babayan, Boris A
Year of Publication 26.03.2019
Get full text
Year of Publication 26.03.2019
Patent
Apparatus and methods to support counted loop exits in a multi-strand loop processor
Ostanevich, Alexander Y, Ermolovich, Alexander V, Rozhkov, Sergey A, Scherbinin, Sergey P, Motin, Denis G, Chudnovets, Andrey, Iyer, Jayesh, Maslennikov, Dmitry, Babayan, Boris A
Year of Publication 26.03.2019
Get full text
Year of Publication 26.03.2019
Patent
Method and apparatus to efficiently handle allocation of memory ordering buffers in a multi-strand out-of-order loop processor
Ostanevich, Alexander Y, Ermolovich, Alexander V, Rozhkov, Sergey A, Scherbinin, Sergey P, Motin, Denis G, Maslennikov, Dmitry M, Chudnovets, Andrey, Iyer, Jayesh, Babayan, Boris A
Year of Publication 19.03.2019
Get full text
Year of Publication 19.03.2019
Patent
APPARATUS AND METHODS TO SUPPORT COUNTED LOOP EXITS IN A MULTI-STRAND LOOP PROCESSOR
CHUDNOVETS, Andrey, OSTANEVICH, Alexander Y, BABAYAN, Boris A, SCHERBININ, Sergey P, MASLENNIKOV, Dmitry, ROZHKOV, Sergey A, MOTIN, Denis G, IYER, Jayesh, ERMOLOVICH, Alexander V
Year of Publication 31.10.2018
Get full text
Year of Publication 31.10.2018
Patent
APPARATUS AND METHODS TO SUPPORT COUNTED LOOP EXITS IN A MULTI-STRAND LOOP PROCESSOR
CHUDNOVETS, Andrey, OSTANEVICH, Alexander Y, BABAYAN, Boris A, SCHERBININ, Sergey P, MASLENNIKOV, Dmitry, ROZHKOV, Sergey A, MOTIN, Denis G, IYER, Jayesh, ERMOLOVICH, Alexander V
Year of Publication 04.07.2018
Get full text
Year of Publication 04.07.2018
Patent
APPARATUS AND METHODS OF DECOMPOSING LOOPS TO IMPROVE PERFORMANCE AND POWER EFFICIENCY
CHUDNOVETS, Andrey, OSTANEVICH, Alexander Y, BABAYAN, Boris A, SCHERBININ, Sergey P, MASLENNIKOV, Dmitry, ROZHKOV, Sergey A, MOTIN, Denis G, IYER, Jayesh, ERMOLOVICH, Alexander V
Year of Publication 04.07.2018
Get full text
Year of Publication 04.07.2018
Patent
METHOD TO DO CONTROL SPECULATION ON LOADS IN A HIGH PERFORMANCE STRAND-BASED LOOP ACCELERATOR
CHUDNOVETS, Andrey, OSTANEVICH, Alexander Y, BABAYAN, Boris A, SCHERBININ, Sergey P, MASLENNIKOV, Dmitry M, ROZHKOV, Sergey A, MOTIN, Denis G, IYER, Jayesh, ERMOLOVICH, Alexander V
Year of Publication 28.06.2018
Get full text
Year of Publication 28.06.2018
Patent
METHOD AND APPARATUS TO CREATE REGISTER WINDOWS FOR PARALLEL ITERATIONS TO ACHIEVE HIGH PERFORMANCE IN HW-SW CODESIGNED LOOP ACCELERATOR
CHUDNOVETS, Andrey, OSTANEVICH, Alexander Y, BABAYAN, Boris A, SCHERBININ, Sergey P, MASLENNIKOV, Dmitry M, ROZHKOV, Sergey A, MOTIN, Denis G, IYER, Jayesh, ERMOLOVICH, Alexander V
Year of Publication 28.06.2018
Get full text
Year of Publication 28.06.2018
Patent
APPARATUS AND METHODS OF DECOMPOSING LOOPS TO IMPROVE PERFORMANCE AND POWER EFFICIENCY
Ostanevich, Alexander Y, Ermolovich, Alexander V, Rozhkov, Sergey A, Scherbinin, Sergey P, Motin, Denis G, Chudnovets, Andrey, Iyer, Jayesh, Maslennikov, Dmitry, Babayan, Boris A
Year of Publication 28.06.2018
Get full text
Year of Publication 28.06.2018
Patent
APPARATUS AND METHODS TO SUPPORT COUNTED LOOP EXITS IN A MULTI-STRAND LOOP PROCESSOR
Ostanevich, Alexander Y, Ermolovich, Alexander V, Rozhkov, Sergey A, Scherbinin, Sergey P, Motin, Denis G, Chudnovets, Andrey, Iyer, Jayesh, Maslennikov, Dmitry, Babayan, Boris A
Year of Publication 28.06.2018
Get full text
Year of Publication 28.06.2018
Patent
METHOD AND APPARATUS TO EFFICIENTLY HANDLE ALLOCATION OF MEMORY ORDERING BUFFERS IN A MULTI-STRAND OUT-OF-ORDER LOOP PROCESSOR
CHUDNOVETS, Andrey, OSTANEVICH, Alexander Y, BABAYAN, Boris A, SCHERBININ, Sergey P, MASLENNIKOV, Dmitry M, ROZHKOV, Sergey A, MOTIN, Denis G, IYER, Jayesh, ERMOLOVICH, Alexander V
Year of Publication 28.06.2018
Get full text
Year of Publication 28.06.2018
Patent
METHOD AND APPARATUS TO CREATE REGISTER WINDOWS FOR PARALLEL ITERATIONS TO ACHIEVE HIGH PERFORMANCE IN HW-SW CODESIGNED LOOP ACCELERATOR
CHUDNOVETS, Andrey, OSTANEVICH, Alexander Y, BABAYAN, Boris A, SCHERBININ, Sergey P, MASLENNIKOV, Dmitry M, ROZHKOV, Sergey A, MOTIN, Denis G, IYER, Jayesh, ERMOLOVICH, Alexander V
Year of Publication 27.06.2018
Get full text
Year of Publication 27.06.2018
Patent
INCREASING PROCESSOR INSTRUCTION WINDOW VIA SEPERATING INSTRUCTIONS ACCORDING TO CRITICALITY
MASLENNIKOV DMITRY M, GABOR RON, PODKORYTOV EVGENIY N, BUROV VALENTIN A, SCHERBININ SERGEY P, TITOV ALEXANDR, BUTUZOV ALEXANDER V, CHUDNOVETS ANDREY, SHISHLOV SERGEY Y, MOTIN DENIS G, SHIMKO OLEG, GARIFULLIN KAMIL
Year of Publication 08.06.2017
Get full text
Year of Publication 08.06.2017
Patent
METHODS AND APPARATUS TO COMPILE INSTRUCTIONS FOR A VECTOR OF INSTRUCTION POINTERS PROCESSOR ARCHITECTURE
MASLENNIKOV DMITRY M, RODCHENKO ANDREY, MATVEYEV PAVEL G, SHURYGIN BORIS V, SCHERBININ SERGEY P, CHUDNOVETS ANDREY, ZAKIROV MARAT, ASTIGEYEVICH YEVGENIY M
Year of Publication 12.11.2015
Get full text
Year of Publication 12.11.2015
Patent
Methods and apparatus to compile instructions for a vector of instruction pointers processor architecture
MASLENNIKOV DMITRY M, RODCHENKO ANDREY, MATVEYEV PAVEL G, SHURYGIN BORIS V, SCHERBININ SERGEY P, CHUDNOVETS ANDREY, ZAKIROV MARAT, ASTIGEYEVICH YEVGENIY M
Year of Publication 21.07.2015
Get full text
Year of Publication 21.07.2015
Patent
METHODS AND APPARATUS TO COMPILE INSTRUCTIONS FOR A VECTOR OF INSTRUCTION POINTERS PROCESSOR ARCHITECTURE
MASLENNIKOV DMITRY M, RODCHENKO ANDREY, MATVEYEV PAVEL G, SHURYGIN BORIS V, SCHERBININ SERGEY P, CHUDNOVETS ANDREY, ZAKIROV MARAT, ASTIGEYEVICH YEVGENIY M
Year of Publication 18.09.2014
Get full text
Year of Publication 18.09.2014
Patent
METHODS AND APPARATUS TO COMPILE INSTRUCTIONS FOR A VECTOR OF INSTRUCTION POINTERS PROCESSOR ARCHITECTURE
SHURYGIN, BORIS V, SCHERBININ, SERGEY P, ASTIGEYEVICH, YEVGENIY M, RODCHENKO, ANDREY, CHUDNOVETS, ANDREY, MATVEYEV, PAVEL G, ZAKIROV, ZAKIR, MASLENNIKOV, DMITRY M
Year of Publication 18.09.2014
Get full text
Year of Publication 18.09.2014
Patent
METHOD TO DO CONTROL SPECULATION ON LOADS IN HIGH PERFORMANCE STRAND-BASED LOOP ACCELERATOR
ANDREY CHUDNOVETS, DENIS G. MOTIN, BORIS A. BABAYAN, JAYESH IYER, SERGEY A. ROZHKOV, DMITRY M. MASLENNIKOV, ALEXANDER Y. OSTANEVICH, SERGEY P. SCHERBININ, ALEXANDER V. ERMOLOVICH
Year of Publication 03.07.2018
Get full text
Year of Publication 03.07.2018
Patent