5.4 Frequency-locked-loop ring oscillator with 3ns peak-to-peak accumulated jitter in 1ms time window for high-resolution frequency counting
Pappu, Karthik, Reitsma, George Pieter, Bapat, Sumant
Published in 2017 IEEE International Solid-State Circuits Conference (ISSCC) (01.02.2017)
Published in 2017 IEEE International Solid-State Circuits Conference (ISSCC) (01.02.2017)
Get full text
Conference Proceeding
SIGNAL CHAIN WITH EMBEDDED POWER MANAGEMENT
PLOURDE, David James, PERRY, Raymond Thomas, REITSMA, George Pieter, KOCH, Andreas, WAN, Quan, PERRAULT, Paul A
Year of Publication 24.04.2024
Get full text
Year of Publication 24.04.2024
Patent
Signal chain with embedded power management
Koch, Andreas, Wan, Quan, Perry, Raymond Thomas, Reitsma, George Pieter, Plourde, David James, Perrault, Paul A
Year of Publication 16.05.2023
Get full text
Year of Publication 16.05.2023
Patent