RECON: Resource-Efficient CORDIC-Based Neuron Architecture
Raut, Gopal, Rai, Shubham, Vishvakarma, Santosh Kumar, Kumar, Akash
Published in IEEE open journal of circuits and systems (2021)
Published in IEEE open journal of circuits and systems (2021)
Get full text
Journal Article
QuantMAC: Enhancing Hardware Performance in DNNs with Quantize Enabled Multiply-Accumulate Unit
Ashar, Neha, Raut, Gopal, Trivedi, Vasundhara, Vishvakarma, Santosh Kumar, Kumar, Akash
Published in IEEE access (01.01.2024)
Published in IEEE access (01.01.2024)
Get full text
Journal Article
Low power resource efficient CORDIC enabled neuron architecture using 45 nm CMOS technology
Sharma, Vijay Pratap, Patidar, Hemant, Raut, Gopal, Maheshwari, Vikas, Kar, Rajib
Published in e-Prime (01.06.2023)
Published in e-Prime (01.06.2023)
Get full text
Journal Article
Data multiplexed and hardware reused architecture for deep neural network accelerator
Raut, Gopal, Biasizzo, Anton, Dhakad, Narendra, Gupta, Neha, Papa, Gregor, Vishvakarma, Santosh Kumar
Published in Neurocomputing (Amsterdam) (14.05.2022)
Published in Neurocomputing (Amsterdam) (14.05.2022)
Get full text
Journal Article
A Precision-Aware Neuron Engine for DNN Accelerators
Vishwakarma, Sudheer, Raut, Gopal, Jaiswal, Sonu, Vishvakarma, Santosh Kumar, Ghai, Dhruva
Published in SN computer science (01.06.2024)
Published in SN computer science (01.06.2024)
Get full text
Journal Article
Design and Analysis of Posit Quire Processing Engine for Neural Network Applications
Edavoor, Pranose J, Raveendran, Aneesh, Selvakumar, David, Desalphine, Vivian, G, Dharani Shankar, Raut, Gopal
Published in 2023 36th International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems (VLSID) (01.01.2023)
Published in 2023 36th International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems (VLSID) (01.01.2023)
Get full text
Conference Proceeding
A Data Flow Scheduler for Multi-precision SIMD Processing Engine Systolic Array CNN Accelerators
Thakur, Ritambhara, Edavoor, Pranose J, Raut, Gopal, Selvakumar, David
Published in 2024 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT) (12.07.2024)
Published in 2024 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT) (12.07.2024)
Get full text
Conference Proceeding
A CORDIC Based Configurable Activation Function for ANN Applications
Raut, Gopal, Rai, Shubham, Vishvakarma, Santosh Kumar, Kumar, Akash
Published in 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (01.07.2020)
Published in 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (01.07.2020)
Get full text
Conference Proceeding
HYDRA: Hybrid Data Multiplexing and Run-time Layer Configurable DNN Accelerator
Kumar, Sonu, Gupta, Komal, Raut, Gopal, Lokhande, Mukul, Vishvakarma, Santosh Kumar
Year of Publication 08.09.2024
Year of Publication 08.09.2024
Get full text
Journal Article