Navigating the Landscape for Real-Time Localization and Mapping for Robotics and Virtual and Augmented Reality
Saeedi, Sajad, Spink, Tom, Gorgovan, Cosmin, Webb, Andrew, Clarkson, James, Tomusk, Erik, Debrunner, Thomas, Kaszyk, Kuba, Gonzalez-De-Aledo, Pablo, Rodchenko, Andrey, Riley, Graham, Bodin, Bruno, Kotselidis, Christos, Franke, Bjorn, O'Boyle, Michael F.P., Davison, Andrew J., Kelly, Paul H. J., Lujan, Mikel, Furber, Steve, Wagstaff, Harry, Nisbet, Andy, Nardi, Luigi, Mawer, John, Melot, Nicolas, Palomar, Oscar, Vespa, Emanuele
Published in Proceedings of the IEEE (01.11.2018)
Published in Proceedings of the IEEE (01.11.2018)
Get full text
Journal Article
Type Information Elimination from Objects on Architectures with Tagged Pointers Support
Rodchenko, Andrey, Kotselidis, Christos, Nisbet, Andy, Pop, Antoniu, Lujan, Mikel
Published in IEEE transactions on computers (01.01.2018)
Published in IEEE transactions on computers (01.01.2018)
Get full text
Journal Article
MaxSim: A simulation platform for managed applications
Rodchenko, Andrey, Kotselidis, Christos, Nisbet, Andy, Pop, Antoniu, Lujan, Mikel
Published in 2017 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) (01.04.2017)
Published in 2017 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) (01.04.2017)
Get full text
Conference Proceeding
Navigating the Landscape for Real-time Localisation and Mapping for Robotics and Virtual and Augmented Reality
Saeedi, Sajad, Bodin, Bruno, Wagstaff, Harry, Nisbet, Andy, Nardi, Luigi, Mawer, John, Melot, Nicolas, Palomar, Oscar, Vespa, Emanuele, Spink, Tom, Gorgovan, Cosmin, Webb, Andrew, Clarkson, James, Tomusk, Erik, Debrunner, Thomas, Kuba Kaszyk, Gonzalez-de-Aledo, Pablo, Rodchenko, Andrey, Riley, Graham, Kotselidis, Christos, Franke, Björn, O'Boyle, Michael F P, Davison, Andrew J, Kelly, Paul H J, Luján, Mikel, Furber, Steve
Published in arXiv.org (20.08.2018)
Published in arXiv.org (20.08.2018)
Get full text
Paper
Journal Article
Methods and apparatus to compile instructions for a vector of instruction pointers processor architecture to enable speculative execution and avoid data corruption
Zakirov, Marat, Rodchenko, Andrey, Shurygin, Boris V, Scherbinin, Sergey P, Matveyev, Pavel G, Maslennikov, Dmitry M, Chudnovets, Andrey, Astigeyevich, Yevgeniy M
Year of Publication 01.10.2019
Get full text
Year of Publication 01.10.2019
Patent
Project Beehive: A Hardware/Software Co-designed Stack for Runtime and Architectural Research
Kotselidis, Christos, Rodchenko, Andrey, Barrett, Colin, Nisbet, Andy, Mawer, John, Toms, Will, Clarkson, James, Gorgovan, Cosmin, d'Antras, Amanieu, Cakmakci, Yaman, Stratikopoulos, Thanos, Werner, Sebastian, Garside, Jim, Navaridas, Javier, Pop, Antoniu, Goodacre, John, Lujan, Mikel
Year of Publication 14.09.2015
Year of Publication 14.09.2015
Get full text
Journal Article
Project Beehive: A Hardware/Software Co-designed Stack for Runtime and Architectural Research
Kotselidis, Christos, Rodchenko, Andrey, Barrett, Colin, Nisbet, Andy, Mawer, John, Toms, Will, Clarkson, James, Gorgovan, Cosmin, d'Antras, Amanieu, Cakmakci, Yaman, Stratikopoulos, Thanos, Werner, Sebastian, Garside, Jim, Navaridas, Javier, Pop, Antoniu, Goodacre, John, Lujan, Mikel
Published in arXiv.org (05.06.2017)
Get full text
Published in arXiv.org (05.06.2017)
Paper
METHODS AND APPARATUS TO COMPILE INSTRUCTIONS FOR A VECTOR OF INSTRUCTION POINTERS PROCESSOR ARCHITECTURE
MASLENNIKOV DMITRY M, RODCHENKO ANDREY, MATVEYEV PAVEL G, SHURYGIN BORIS V, SCHERBININ SERGEY P, CHUDNOVETS ANDREY, ZAKIROV MARAT, ASTIGEYEVICH YEVGENIY M
Year of Publication 12.11.2015
Get full text
Year of Publication 12.11.2015
Patent
Methods and apparatus to compile instructions for a vector of instruction pointers processor architecture
MASLENNIKOV DMITRY M, RODCHENKO ANDREY, MATVEYEV PAVEL G, SHURYGIN BORIS V, SCHERBININ SERGEY P, CHUDNOVETS ANDREY, ZAKIROV MARAT, ASTIGEYEVICH YEVGENIY M
Year of Publication 21.07.2015
Get full text
Year of Publication 21.07.2015
Patent
METHODS AND APPARATUS TO COMPILE INSTRUCTIONS FOR A VECTOR OF INSTRUCTION POINTERS PROCESSOR ARCHITECTURE
SHURYGIN, BORIS V, SCHERBININ, SERGEY P, ASTIGEYEVICH, YEVGENIY M, RODCHENKO, ANDREY, CHUDNOVETS, ANDREY, MATVEYEV, PAVEL G, ZAKIROV, ZAKIR, MASLENNIKOV, DMITRY M
Year of Publication 18.09.2014
Get full text
Year of Publication 18.09.2014
Patent
METHODS AND APPARATUS TO COMPILE INSTRUCTIONS FOR A VECTOR OF INSTRUCTION POINTERS PROCESSOR ARCHITECTURE
MASLENNIKOV DMITRY M, RODCHENKO ANDREY, MATVEYEV PAVEL G, SHURYGIN BORIS V, SCHERBININ SERGEY P, CHUDNOVETS ANDREY, ZAKIROV MARAT, ASTIGEYEVICH YEVGENIY M
Year of Publication 18.09.2014
Get full text
Year of Publication 18.09.2014
Patent