State history storage for synchronizing redundant processors
RACUNAS PAUL B, BISWAS ARIJIT, MUKHERJEE SHUBHENDU S, RAASCH STEVEN E
Year of Publication 01.05.2012
Get full text
Year of Publication 01.05.2012
Patent
State history storage for synchronizing redundant processors
Mukherjee, Shubhendu S, Biswas, Arijit, Racunas, Paul B, Raasch, Steven E
Year of Publication 01.05.2012
Get full text
Year of Publication 01.05.2012
Patent
STATE HISTORY STORAGE FOR SYNCHRONIZING REDUNDANT PROCESSORS
RACUNAS PAUL B, BISWAS ARIJIT, MUKHERJEE SHUBHENDU S, RAASCH STEVEN E
Year of Publication 01.07.2010
Get full text
Year of Publication 01.07.2010
Patent
Reducing the uncorrectable error rate in a lockstepped dual-modular redundancy system
Racunas, Paul B, Emer, Joel S, Biswas, Arijit, Mukherjee, Shubhendu S, Raasch, Steven E
Year of Publication 29.06.2010
Get full text
Year of Publication 29.06.2010
Patent
Method and apparatus for lockstep processing on a fixed-latency interconnect
MATTINA MATTHEW, RACUNAS PAUL B, CHRYSOS GEORGE Z, MUKHERJEE SHUBHENDU S
Year of Publication 29.06.2010
Get full text
Year of Publication 29.06.2010
Patent
Reducing the uncorrectable error rate in a lockstepped dual-modular redundancy system
EMER JOEL S, RACUNAS PAUL B, BISWAS ARIJIT, MUKHERJEE SHUBHENDU S, RAASCH STEVEN E
Year of Publication 29.06.2010
Get full text
Year of Publication 29.06.2010
Patent
Method and apparatus for lockstep processing on a fixed-latency interconnect
Racunas, Paul B, Mattina, Matthew, Chrysos, George Z, Mukherjee, Shubhendu S
Year of Publication 29.06.2010
Get full text
Year of Publication 29.06.2010
Patent
Method and apparatus for lockstep processing on a fixed-latency interconnect
MATTINA MATTHEW, RACUNAS PAUL B, CHRYSOS GEORGE Z, MUKHERJEE SHUBHENDU S
Year of Publication 19.07.2007
Get full text
Year of Publication 19.07.2007
Patent
REDUCING THE UNCORRECTABLE ERROR RATE IN A LOCKSTEPPED DUAL-MODULAR REDUNDANCY SYSTEM
EMER, JOEL, S, MUKHERJEE, SHUBHENDU, S, BISWAS, ARIJIT, RAASCH, STEVEN, E, RACUNAS, PAUL, B
Year of Publication 10.05.2007
Get full text
Year of Publication 10.05.2007
Patent
Reducing the uncorrectable error rate in a lockstepped dual-modular redundancy system
EMER JOEL S, RACUNAS PAUL B, BISWAS ARIJIT, MUKHERJEE SHUBHENDU S, RAASCH STEVEN E
Year of Publication 25.01.2007
Get full text
Year of Publication 25.01.2007
Patent
REDUCING THE UNCORRECTABLE ERROR RATE IN A LOCKSTEPPED DUAL-MODULAR REDUNDANCY SYSTEM
EMER, JOEL, S, MUKHERJEE, SHUBHENDU, S, BISWAS, ARIJIT, RAASCH, STEVEN, E, RACUNAS, PAUL, B
Year of Publication 11.01.2007
Get full text
Year of Publication 11.01.2007
Patent