Design-in-reliability: From library modeling and optimization to gate-level verification
Jain, Palkesh, Pudi, Bapana, Sreenivasan, Meghna
Published in Microelectronics and reliability (01.06.2014)
Published in Microelectronics and reliability (01.06.2014)
Get full text
Journal Article