Showing
1 - 14
results of
14
for search '
"PUCKETT JOSHUA L"
'
Skip to content
Portal K.UTB
Čeština
Login
TBU Catalog
e-resources
E-THESES
All Fields
Title
Author
Subject
Find
Advanced Search
Search Results - "PUCKETT JOSHUA L"
Showing
1 - 14
results of
14
for search '
"PUCKETT JOSHUA L"
'
, query time: 0.83s
Refine Results
Sort
Relevance
Date Descending
Date Ascending
1
Loading…
IMPROVED LOW VOLTAGE WRITE SPEED BITCELL
by
PUCKETT JOSHUA L
,
SHANKAR HARISH
,
GARG MANISH
Year of Publication
14.10.2014
Get full text
Patent
Save to List
Saved in:
2
Loading…
IMPROVED LOW VOLTAGE WRITE SPEED BITCELL
by
PUCKETT
,
Joshua L
,
SHANKAR, Harish
,
GARG, Manish
Year of Publication
19.02.2020
Get full text
Patent
Save to List
Saved in:
3
Loading…
IMPROVED LOW VOLTAGE WRITE SPEED BITCELL
by
PUCKETT JOSHUA L
,
SHANKAR HARISH
,
GARG MANISH
Year of Publication
18.09.2015
Get full text
Patent
Save to List
Saved in:
4
Loading…
Low voltage write speed bitcell
by
PUCKETT JOSHUA L
,
SHANKAR HARISH
,
GARG MANISH
Year of Publication
28.07.2015
Get full text
Patent
Save to List
Saved in:
5
Loading…
IMPROVED LOW VOLTAGE WRITE SPEED BITCELL
by
SHANKAR, HARISH
,
GARG, MANISH
,
PUCKETT
,
JOSHUA L
Year of Publication
03.12.2014
Get full text
Patent
Save to List
Saved in:
6
Loading…
METHOD FOR PULSE-LATCH BASED HOLD FIXING
by
PUCKETT JOSHUA L
,
BOWERS BENJAMIN J
Year of Publication
29.08.2013
Get full text
Patent
Save to List
Saved in:
7
Loading…
IMPROVED LOW VOLTAGE WRITE SPEED BITCELL
by
SHANKAR, HARISH
,
GARG, MANISH
,
PUCKETT
,
JOSHUA L
Year of Publication
29.08.2013
Get full text
Patent
Save to List
Saved in:
8
Loading…
METHOD FOR PULSE-LATCH BASED HOLD FIXING
by
BOWERS, BENJAMIN, J
,
PUCKETT
,
JOSHUA
,
L
Year of Publication
08.08.2013
Get full text
Patent
Save to List
Saved in:
9
Loading…
LOW VOLTAGE WRITE SPEED BITCELL
by
PUCKETT JOSHUA L
,
SHANKAR HARISH
,
GARG MANISH
Year of Publication
25.07.2013
Get full text
Patent
Save to List
Saved in:
10
Loading…
ASYMMETRICALLY-ARRANGED MEMORIES HAVING REDUCED CURRENT LEAKAGE AND/OR LATENCY, AND RELATED SYSTEMS AND METHODS
by
PUCKETT
,
JOSHUA L
,
BURDA, GREGORY CHRISTOPHER
Year of Publication
25.07.2013
Get full text
Patent
Save to List
Saved in:
11
Loading…
Asymmetrically-Arranged Memories having Reduced Current Leakage and/or Latency, and Related Systems and Methods
by
PUCKETT JOSHUA L
,
BURDA GREGORY CHRISTOPHER
Year of Publication
18.07.2013
Get full text
Patent
Save to List
Saved in:
12
Loading…
Improved low voltage write speed bitcell
by
SHANKAR, HARISH
,
GARG, MANISH
,
PUCKETT
,
JOSHUA L
Year of Publication
11.06.2016
Get full text
Patent
Save to List
Saved in:
13
Loading…
Improved low voltage write speed bitcell
by
PUCKETT JOSHUA L
,
SHANKAR HARISH
,
GARG MANISH
Year of Publication
24.09.2014
Get full text
Patent
Save to List
Saved in:
14
Loading…
Improved low voltage write speed bitcell
by
SHANKAR, HARISH
,
GARG, MANISH
,
PUCKETT
,
JOSHUA L
Year of Publication
16.11.2013
Get full text
Patent
Save to List
Saved in:
RSS Feed
Email Search
Save Search
Search History
Back
Refine Results
Page will reload when a filter is selected or excluded.
Limit to articles from scholarly journals
Limit to articles with full text available
Limit to Open Access content
Exclude newspaper articles
Include articles at other libraries
Expand results using synonyms
Format
Patent
14 results
14
Subject Area
chemistry
14 results
14
medicine
14 results
14
sciences
14 results
14
physics
13 results
13
Topic
physics
13 results
13
information storage
11 results
11
static stores
11 results
11
calculating
3 results
3
computing
3 results
3
counting
3 results
3
See more
Language
English
14 results
14
French
5 results
5
Chinese
3 results
3
German
2 results
2
Korean
1 results
1
Year of Publication
From:
To:
Database
esp@cenet
14 results
14
