Techniques for monolithic co-integration of silicon and III-N semiconductor transistors
Then, Han Wui, Tolchinsky, Peter G, Radosavljevic, Marko, Dasgupta, Sansaptak
Year of Publication 29.12.2020
Get full text
Year of Publication 29.12.2020
Patent
TECHNIQUES FOR MONOLITHIC CO-INTEGRATION OF SILICON AND III-N SEMICONDUCTOR TRANSISTORS
THEN, HAN WUI, DASGUPTA, SANSAPTAK, TOLCHINSKY, PETER G, RADOSAVLJEVIC, MARKO
Year of Publication 12.09.2019
Get full text
Year of Publication 12.09.2019
Patent
GaN devices on engineered silicon substrates
Then, Han Wui, Tolchinsky, Peter G, Radosavljevic, Marko, Dasgupta, Sansaptak, Chau, Robert S
Year of Publication 23.06.2020
Get full text
Year of Publication 23.06.2020
Patent
Silicon PMOS with gallium nitride NMOS for voltage regulation
Rao, Valluri R, Then, Han Wui, Tolchinsky, Peter G, Radosavljevic, Marko, Dasgupta, Sansaptak, Kotlyar, Roza
Year of Publication 24.03.2020
Get full text
Year of Publication 24.03.2020
Patent
SUBSTRATES FOR INTEGRATED CIRCUITS
THEN, Han Wui, RADOSAVLJEVIC, Marko, TOLCHINSKY, Peter G, DASGUPTA, Sansaptak
Year of Publication 04.01.2018
Get full text
Year of Publication 04.01.2018
Patent
TECHNIQUES FOR MONOLITHIC CO-INTEGRATION OF SILICON AND III-N SEMICONDUCTOR TRANSISTORS
THEN, Han Wui, RADOSAVLJEVIC, Marko, TOLCHINSKY, Peter G, DASGUPTA, Sansaptak
Year of Publication 28.12.2017
Get full text
Year of Publication 28.12.2017
Patent
GAN DEVICES ON ENGINEERED SILICON SUBSTRATES
TOLCHINSKY, Peter, G, THEN, Han Wui, CHAU, Robert, S, RADOSAVLJEVIC, Marko, DASGUPTA, Sansaptak
Year of Publication 26.06.2019
Get full text
Year of Publication 26.06.2019
Patent
SILICON PMOS WITH GALLIUM NITRIDE NMOS FOR VOLTAGE REGULATION
Rao, Valluri R, Then, Han Wui, Tolchinsky, Peter G, Radosavljevic, Marko, Dasgupta, Sansaptak, Kotlyar, Roza
Year of Publication 14.02.2019
Get full text
Year of Publication 14.02.2019
Patent
GAN DEVICES ON ENGINEERED SILICON SUBSTRATES
THEN, Han Wui, RADOSAVLJEVIC, Marko, TOLCHINSKY, Peter G, DASGUPTA, Sansaptak, CHAU, Robert S
Year of Publication 24.05.2018
Get full text
Year of Publication 24.05.2018
Patent
GAN DEVICES ON ENGINEERED SILICON SUBSTRATES
TOLCHINSKY, Peter, G, THEN, Han Wui, CHAU, Robert, S, RADOSAVLJEVIC, Marko, DASGUPTA, Sansaptak
Year of Publication 02.05.2018
Get full text
Year of Publication 02.05.2018
Patent
SILICON PMOS WITH GALLIUM NITRIDE NMOS FOR VOLTAGE REGULATION
THEN, Han Wui, RADOSAVLJEVIC, Marko, TOLCHINSKY, Peter G, DASGUPTA, Sansaptak, RAO, Valluri R, KOTLYAR, Roza
Year of Publication 05.10.2017
Get full text
Year of Publication 05.10.2017
Patent
GAN DEVICES ON ENGINEERED SILICON SUBSTRATES
TOLCHINSKY, Peter, G, THEN, Han Wui, CHAU, Robert, S, RADOSAVLJEVIC, Marko, DASGUPTA, Sansaptak
Year of Publication 29.12.2016
Get full text
Year of Publication 29.12.2016
Patent
Methoden der Bildung von Hetero-Schichten mit reduzierter Oberflachenrauhigkeit und Defektdichte auf ortsfremden Oberflächen und die dadurch entstehenden Strukturen
Chow, Loren, Le, Van H, Tolchinsky, Peter G, Powers, James M, Chu-King, Benjamin, Radosavljevic, Marko, Goel, Niti, Mukherjee, Niloy, Metz, Matthew V, Lemay, Mark R, Chau, Robert S, Kavalieros, Jack T
Year of Publication 25.05.2023
Get full text
Year of Publication 25.05.2023
Patent
Methods of forming hetero-layers with reduced surface roughness and bulk defect density of non-native surfaces and the structures formed thereby
Chow Loren, Tolchinsky Peter G, Lemay Mark R, Radosavljevic Marko, Goel Niti, Mukherjee Niloy, Kavalieros Jack T, Le Van H, Metz Matthew V, Powers James M, Chau Robert S, Chu-Kung Benjamin
Year of Publication 18.07.2017
Get full text
Year of Publication 18.07.2017
Patent