A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping
Get full text
Journal Article
Conference Proceeding
A Low-Noise Wide-BW 3.6-GHz Digital ΔΣ Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation
HSU, Chun-Ming, STRAAYER, Matthew Z, PERROTT, Michael H
Published in IEEE journal of solid-state circuits (01.12.2008)
Published in IEEE journal of solid-state circuits (01.12.2008)
Get full text
Conference Proceeding
A Temperature-to-Digital Converter for a MEMS-Based Programmable Oscillator With < ±0.5-ppm Frequency Stability and < 1-ps Integrated Jitter
PERROTT, Michael H, SALVIA, James C, PAMARTI, Sudhakar, LEE, Haechang, ASSADERAGHI, Fari, LEE, Fred S, PARTRIDGE, Aaron, MUKHERJEE, Shouvik, ARFT, Carl, KIM, Jintae, ARUMUGAM, Niveditha, GUPTA, Pavan, TABATABAEI, Sassan
Published in IEEE journal of solid-state circuits (2013)
Published in IEEE journal of solid-state circuits (2013)
Get full text
Conference Proceeding
A 1-MHZ bandwidth 3.6-GHz 0.18-μm CMOS fractional-N synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase noise
MENINGER, Scott E, PERROTT, Michael H
Published in IEEE journal of solid-state circuits (01.04.2006)
Published in IEEE journal of solid-state circuits (01.04.2006)
Get full text
Conference Proceeding
Journal Article
A Low Jitter Programmable Clock Multiplier Based on a Pulse Injection-Locked Oscillator With a Highly-Digital Tuning Loop
Helal, B.M., Chun-Ming Hsu, Johnson, K., Perrott, M.H.
Published in IEEE journal of solid-state circuits (01.05.2009)
Published in IEEE journal of solid-state circuits (01.05.2009)
Get full text
Journal Article
Conference Proceeding
A Highly Digital MDLL-Based Clock Multiplier That Leverages a Self-Scrambling Time-to-Digital Converter to Achieve Subpicosecond Jitter Performance
Helal, B.M., Straayer, M.Z., Gu-Yeon Wei, Perrott, M.H.
Published in IEEE journal of solid-state circuits (01.04.2008)
Published in IEEE journal of solid-state circuits (01.04.2008)
Get full text
Journal Article
Conference Proceeding
An Amplitude Resolution Improvement of an RF-DAC Employing Pulsewidth Modulation
Min Park, Perrott, M. H., Staszewski, R. B.
Published in IEEE transactions on circuits and systems. I, Regular papers (01.11.2011)
Published in IEEE transactions on circuits and systems. I, Regular papers (01.11.2011)
Get full text
Journal Article
Fast and accurate behavioral simulation of fractional-N frequency synthesizers and other PLL/DLL circuits
Perrott, Michael H.
Published in Annual ACM IEEE Design Automation Conference: Proceedings of the 39th conference on Design automation : New Orleans, Louisiana, USA; 10-14 June 2002 (10.06.2002)
Published in Annual ACM IEEE Design Automation Conference: Proceedings of the 39th conference on Design automation : New Orleans, Louisiana, USA; 10-14 June 2002 (10.06.2002)
Get full text
Conference Proceeding
A Time-Domain Resolution Improvement of an RF-DAC
Min Park, Perrott, Michael H, Staszewski, Robert Bogdan
Published in IEEE transactions on circuits and systems. II, Express briefs (01.07.2010)
Published in IEEE transactions on circuits and systems. II, Express briefs (01.07.2010)
Get full text
Journal Article
A Low Area, Switched-Resistor Based Fractional-N Synthesizer Applied to a MEMS-Based Programmable Oscillator
Perrott, M H, Pamarti, S, Hoffman, E G, Lee, F S, Mukherjee, S, Lee, C, Tsinker, V, Perumal, S, Soto, B T, Arumugam, N, Garlepp, B W
Published in IEEE journal of solid-state circuits (01.12.2010)
Published in IEEE journal of solid-state circuits (01.12.2010)
Get full text
Journal Article
Conference Proceeding
A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation
Perrott, M.H., Tewksbury, T.L., Sodini, C.G.
Published in IEEE journal of solid-state circuits (01.12.1997)
Published in IEEE journal of solid-state circuits (01.12.1997)
Get full text
Journal Article
A 2.5-Gb/s multi-rate-0.25-μm CMOS clock and data recovery circuit utilizing a hybrid analog/digital loop filter and all-digital referenceless frequency acquisition
PERROTT, Michael H, YUNTENG HUANG, HEIN, Jerrell, DEL SIGNORE, Bruce, BAIRD, Rex T, GARLEPP, Bruno W, PASTORELLO, Douglas, KING, Eric T, QICHENG YU, KASHA, Dan B, STEINER, Philip, LIGANG ZHANG
Published in IEEE journal of solid-state circuits (01.12.2006)
Published in IEEE journal of solid-state circuits (01.12.2006)
Get full text
Conference Proceeding
Journal Article
A multiphase PWM RF modulator using a VCO-based opamp in 45nm CMOS
Min Park, Perrott, Michael H
Published in 2010 IEEE Radio Frequency Integrated Circuits Symposium (01.05.2010)
Published in 2010 IEEE Radio Frequency Integrated Circuits Symposium (01.05.2010)
Get full text
Conference Proceeding
A Low-Noise Wide-BW 3.6-GHz Digital \Delta\Sigma Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation
Chun-Ming Hsu, Straayer, M.Z., Perrott, M.H.
Published in IEEE journal of solid-state circuits (01.12.2008)
Published in IEEE journal of solid-state circuits (01.12.2008)
Get full text
Journal Article