METHOD OF DEPOSITING CONDUCTORS IN HIGH ASPECT RATIO APERTURES USING A COLLIMATOR
LEE, PEI -P, RYAN, JAMES G, MCDEVITT, THOMAS L, PENNINGTON, SCOTT L, STRIPPE, DAVID C, PARRIES, PAUL C, LICATA, THOMAS J
Year of Publication 04.09.1996
Get full text
Year of Publication 04.09.1996
Patent
Embedded DRAM: Technology platform for the Blue Gene/L chip
Iyer, S S, Barth, J E, Parries, P C, Norum, J P
Published in IBM journal of research and development (01.03.2005)
Published in IBM journal of research and development (01.03.2005)
Get full text
Journal Article
Structure and method to control bottom corner threshold in an SOI device
Ervin Joseph, Johnson Jeffrey B, Parries Paul C, McStay Kevin, Pei Chengwen, Zhang Yanli, Wang Geng
Year of Publication 01.11.2016
Get full text
Year of Publication 01.11.2016
Patent
LOW ENERGY ION IMPLANTATION OF A JUNCTION BUTTING REGION
NARASIMHA SHREESH, PARRIES PAUL C, PEI CHENGWEN, ONISHI KATSUNORI, WANG GENG
Year of Publication 03.12.2015
Get full text
Year of Publication 03.12.2015
Patent
ASYMMETRIC STRESSOR DRAM
NARASIMHA SHREESH, PARRIES PAUL C, PEI CHENGWEN, ONISHI KATSUNORI, WANG GENG
Year of Publication 03.12.2015
Get full text
Year of Publication 03.12.2015
Patent
Low energy ion implantation of a junction butting region
NARASIMHA SHREESH, PARRIES PAUL C, PEI CHENGWEN, ONISHI KATSUNORI, WANG GENG
Year of Publication 15.09.2015
Get full text
Year of Publication 15.09.2015
Patent