A Survey on High-Throughput Non-Binary LDPC Decoders: ASIC, FPGA, and GPU Architectures
Ferraz, Oscar, Subramaniyan, Srinivasan, Chinthala, Ramesh, Andrade, Joao, Cavallaro, Joseph R., Nandy, Soumitra K., Silva, Vitor, Zhang, Xinmiao, Purnaprajna, Madhura, Falcao, Gabriel
Published in IEEE Communications surveys and tutorials (01.01.2022)
Published in IEEE Communications surveys and tutorials (01.01.2022)
Get full text
Journal Article
VOP: Architecture of a Processor for Vector Operations in On-Line Learning of Neural Networks
Mahale, Gopinath, Bhatia, Eshan, Nandy, Soumitra K., Narayan, Ranjani
Published in 2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID) (01.01.2016)
Published in 2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID) (01.01.2016)
Get full text
Conference Proceeding
Journal Article
RHyMe: REDEFINE Hyper Cell Multicore for Accelerating HPC Kernels
Das, Saptarsi, Sivanandan, Nalesh, Madhu, Kavitha T., Nandy, Soumitra K., Narayan, Ranjani
Published in 2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID) (01.01.2016)
Published in 2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID) (01.01.2016)
Get full text
Conference Proceeding
Journal Article