A Hardware Architecture for Radial Basis Function Neural Network Classifier
Mohammadi, Mahnaz, Krishna, Akhil, S., Nalesh, Nandy, S.K.
Published in IEEE transactions on parallel and distributed systems (01.03.2018)
Published in IEEE transactions on parallel and distributed systems (01.03.2018)
Get full text
Journal Article
MOSCON: Modified Outer Product based Sparse Matrix-Matrix Multiplication Accelerator with Configurable Tiles
G, Noble, S, Nalesh, S, Kala
Published in 2023 36th International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems (VLSID) (01.01.2023)
Published in 2023 36th International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems (VLSID) (01.01.2023)
Get full text
Conference Proceeding
Radix-43 based two-dimensional FFT architecture with efficient data reordering scheme
S, Kala, Mathew, Jimson, Jose, Babita R, S, Nalesh
Published in Chronic diseases and translational medicine (01.03.2019)
Published in Chronic diseases and translational medicine (01.03.2019)
Get full text
Journal Article
Energy aware synthesis of application kernels through composition of data-paths on a CGRA
S., Nalesh, Madhu, Kavitha T., Das, Saptarsi, Nandy, S.K., Narayan, Ranjani
Published in Integration (Amsterdam) (01.06.2017)
Published in Integration (Amsterdam) (01.06.2017)
Get full text
Journal Article
Approximate CNN on FPGA Using Toom-Cook Multiplier
Kalvacherla, Abhinav, George, Rachana, S, Nalesh, S, Kala
Published in 2023 IEEE International Symposium on Smart Electronic Systems (iSES) (18.12.2023)
Published in 2023 IEEE International Symposium on Smart Electronic Systems (iSES) (18.12.2023)
Get full text
Conference Proceeding
Bit-Flip Attack Detection for Secure Sparse Matrix Computations on FPGA
G, Noble, S, Nalesh, S, Kala
Published in 2023 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) (19.11.2023)
Published in 2023 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) (19.11.2023)
Get full text
Conference Proceeding
Implementation of STDP for Spintronics based SNN using 90nm CMOS Technology
Kuruvithadam, Rose Mary, S, Nalesh
Published in 2022 IEEE 19th India Council International Conference (INDICON) (24.11.2022)
Published in 2022 IEEE 19th India Council International Conference (INDICON) (24.11.2022)
Get full text
Conference Proceeding
Adiabatic Physical Unclonable Function Using Cross-Coupled Pair
Bajjuri, Vishnu, S, Nalesh, Rajendran, Sree Ranjani, S, Kala
Published in 2022 IEEE International Symposium on Smart Electronic Systems (iSES) (01.12.2022)
Published in 2022 IEEE International Symposium on Smart Electronic Systems (iSES) (01.12.2022)
Get full text
Conference Proceeding
Accelerators for Sparse Matrix-Matrix Multiplication: A Review
G, Noble, S, Nalesh, S, Kala
Published in 2022 IEEE 19th India Council International Conference (INDICON) (24.11.2022)
Published in 2022 IEEE 19th India Council International Conference (INDICON) (24.11.2022)
Get full text
Conference Proceeding
Bandwidth-Efficient Sparse Matrix Multiplier Architecture for Deep Neural Networks on FPGA
M, Mahesh, S, Nalesh, S, Kala
Published in 2021 IEEE 34th International System-on-Chip Conference (SOCC) (14.09.2021)
Published in 2021 IEEE 34th International System-on-Chip Conference (SOCC) (14.09.2021)
Get full text
Conference Proceeding
Fast Booth Multipliers Using Approximate 4:2 Compressors
Sreeparvathy, S, George, Rachana, Kuruvithadam, Rose Mary, S, Nalesh
Published in 2021 IEEE International Symposium on Smart Electronic Systems (iSES) (01.12.2021)
Published in 2021 IEEE International Symposium on Smart Electronic Systems (iSES) (01.12.2021)
Get full text
Conference Proceeding
Hardware Acceleration of SpMV Multiplier for Deep Learning
Mahesh, M, Nalesh, S, Kala, S
Published in 2021 25th International Symposium on VLSI Design and Test (VDAT) (16.09.2021)
Published in 2021 25th International Symposium on VLSI Design and Test (VDAT) (16.09.2021)
Get full text
Conference Proceeding
A Hardware-Software Co-design based Approach for Development of a Distributed DAQ System using FPGA
Krishnan, Abi K, Supriya, MH, Nalesh, S
Published in 2021 25th International Symposium on VLSI Design and Test (VDAT) (16.09.2021)
Published in 2021 25th International Symposium on VLSI Design and Test (VDAT) (16.09.2021)
Get full text
Conference Proceeding
Efficient Hardware Acceleration of Convolutional Neural Networks
Kala, S., Jose, Babita R., Mathew, Jimson, Nalesh, S.
Published in 2019 32nd IEEE International System-on-Chip Conference (SOCC) (01.09.2019)
Published in 2019 32nd IEEE International System-on-Chip Conference (SOCC) (01.09.2019)
Get full text
Conference Proceeding
Performance Analysis of Convolutional Neural Network Models
Kala, S, Paul, Debdeep, Jose, Babita R, Mathew, Jimson, Nalesh, S
Published in 2019 9th International Conference on Advances in Computing and Communication (ICACC) (01.11.2019)
Published in 2019 9th International Conference on Advances in Computing and Communication (ICACC) (01.11.2019)
Get full text
Conference Proceeding
Design Space Exploration of Convolution Algorithms to Accelerate CNNs on FPGA
S., Kala, Paul, Debdeep, Jose, Babita R, S., Nalesh
Published in 2018 8th International Symposium on Embedded Computing and System Design (ISED) (01.12.2018)
Published in 2018 8th International Symposium on Embedded Computing and System Design (ISED) (01.12.2018)
Get full text
Conference Proceeding
Compiling HPC Kernels for the REDEFINE CGRA
Madhu, Kavitha T., Das, Saptarsi, Nalesh, S., Nandy, S. K., Narayan, Ranjani
Published in 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security, and 2015 IEEE 12th International Conference on Embedded Software and Systems (01.08.2015)
Published in 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security, and 2015 IEEE 12th International Conference on Embedded Software and Systems (01.08.2015)
Get full text
Conference Proceeding
Energy Efficient, Scalable, and Dynamically Reconfigurable FFT Architecture for OFDM Systems
Kala, S., Nalesh, S., Nandy, S. K., Narayan, Ranjani
Published in 2014 Fifth International Symposium on Electronic System Design (01.12.2014)
Published in 2014 Fifth International Symposium on Electronic System Design (01.12.2014)
Get full text
Conference Proceeding