SEMICONDUCTOR PACKAGE WITH FUNCTIONALLY REDUNDANT SEMICONDUCTOR DIES
SHEREL, Udi, NEIBERG, Leonard M, GOMES, Wilfred, NASSIF, Nevine, MC CULLOUGH, Wesley D, BOHR, Mark T
Year of Publication 24.07.2019
Get full text
Year of Publication 24.07.2019
Patent
Multiple dies hardware processors and methods
Singh, Tejpal, Chamberlain, Jeffrey D, Sistla, Krishnakanth V, Kumashikar, Mahesh K, Geetha, Vedaraman, Ayers, John R, Pasdast, Gerald, Nassif, Nevine, Eachempati, Siva Soumya, Nimmagadda, Srikanth, Halleck, William R, Subbareddy, Dheeraj R, Liu, Yen-Cheng, Varma, Ankush, Chrysos, George Z, Molnar, Carleton L
Year of Publication 05.04.2022
Get full text
Year of Publication 05.04.2022
Patent
MULTIPLE DIES HARDWARE PROCESSORS AND METHODS
VARMA, ANKUSH, CHAMBERLAIN, JEFFREY D, NIMMAGADDA, SRIKANTH, KUMASHIKAR, MAHESH K, CHRYSOS, GEORGE Z, GEETHA, VEDARAMAN, AYERS, JOHN R, MOLNAR, CARLETON L, SUBBAREDDY, DHEERAJ R, SISTLA, KRISHNAKANTH V, LIU, YENNG, SINGH, TEJPAL, PASDAST, GERALD, HALLECK, WILLIAM R, NASSIF, NEVINE, EAPATI, SIVA SOUMYA
Year of Publication 22.10.2020
Get full text
Year of Publication 22.10.2020
Patent
Multiple dies hardware processors and methods
Singh, Tejpal, Chamberlain, Jeffrey D, Sistla, Krishnakanth V, Kumashikar, Mahesh K, Geetha, Vedaraman, Ayers, John R, Pasdast, Gerald, Nassif, Nevine, Eachempati, Siva Soumya, Nimmagadda, Srikanth, Halleck, William R, Subbareddy, Dheeraj R, Liu, Yen-Cheng, Varma, Ankush, Chrysos, George Z, Molnar, Carleton L
Year of Publication 06.10.2020
Get full text
Year of Publication 06.10.2020
Patent
QUASI-MONOLITHISCHE INTEGRIERTE PACKAGING-ARCHITEKTUR MIT SERIALIZER/DESERIALIZER MIT MITTIG ANGEORDNETEM ROHCHIP
Singh, Tejpal, Pasdast, Gerald S, Wang, Peipei, Liff, Shawna M, Elsherbini, Adel A, Nassif, Nevine, Molnar, Carleton L, Rajan, Vivek Kumar, Swan, Johanna M
Year of Publication 22.06.2023
Get full text
Year of Publication 22.06.2023
Patent
4.5 The Xeon registered processor E5-2600 v3: A 22nm 18-core product family
Bowhill, Bill, Stackhouse, Blaine, Nassif, Nevine, Yang, Zibing, Raghavan, Arvind, Morganti, Charles, Houghton, Chris, Krueger, Dan, Franza, Olivier, Desai, Jayen, Crop, Jason, Bradley, Dave, Bostak, Chris, Bhimji, Sal, Becker, Matt
Published in 2015 IEEE International Solid State Circuits Conference (ISSCC) (01.02.2015)
Published in 2015 IEEE International Solid State Circuits Conference (ISSCC) (01.02.2015)
Get full text
Journal Article
Fine-grained disaggregated server architecture
KARNIK, TANAY, PASDAST, GERALD S, MUNOZ, ROBERT J, ELSHERBINI, ADEL A, SEBOT, JULIEN, LIFF, SHAWNA M, MOLNAR, CARLETON L, BHARATH, KRISHNA, NIKONOV, DMITRI E, CHANDWANI, NEELAM, NASSIF, NEVINE, SWAN, JOHANNA M
Year of Publication 16.07.2023
Get full text
Year of Publication 16.07.2023
Patent
MULTIPLE DIES HARDWARE PROCESSORS AND METHODS
SUBBAREDDY, Dheeraj R, LIU, Yen-Cheng, SINGH, Tejpal, NASSIF, Nevine, VARMA, Ankush, CHAMBERLAIN, Jeffrey D, CHRYSOS, George Z, NIMMAGADDA, Srikanth, KUMASHIKAR, Mahesh K, HALLECK, William R, AYERS, John R, SISTLA, Krishnakanth V, EAPATI, Siva Soumya, MOLNAR, Carleton L, PASDAST, Gerald, GEETHA, Vedaraman
Year of Publication 14.08.2019
Get full text
Year of Publication 14.08.2019
Patent
MULTIPLE DIES HARDWARE PROCESSORS AND METHODS
NIMMAGADDA SRIKANTH, CHAMBERLAIN JEFFREY D, AYERS JOHN R, MOLNAR CARLETON L, LIU YENNG, GEETHA VEDARAMAN, EAPATI SIVA SOUMYA, NASSIF NEVINE, SINGH TEJPAL, KUMASHIKAR MAHESH K, VARMA ANKUSH, SISTLA KRISHNAKANTH V, CHRYSOS GEORGE Z, HALLECK WILLIAM R, SUBBAREDDY DHEERAJ R, PASDAST GERALD
Year of Publication 12.04.2018
Get full text
Year of Publication 12.04.2018
Patent
METHOD FOR VALIDATING MESSAGES
BUCKLEY, MICHAEL EOIN, EBEID, NEVINE MAURICE NASSIF, LAMBERT, ROBERT JOHN
Year of Publication 05.09.2023
Get full text
Year of Publication 05.09.2023
Patent
MULTIPLE DIES HARDWARE PROCESSORS AND METHODS
SUBBAREDDY, Dheeraj R, LIU, Yen-Cheng, SINGH, Tejpal, NASSIF, Nevine, VARMA, Ankush, CHAMBERLAIN, Jeffrey D, CHRYSOS, George Z, NIMMAGADDA, Srikanth, KUMASHIKAR, Mahesh K, HALLECK, William R, AYERS, John R, SISTLA, Krishnakanth V, EAPATI, Siva Soumya, MOLNAR, Carleton L, PASDAST, Gerald, GEETHA, Vedaraman
Year of Publication 19.04.2018
Get full text
Year of Publication 19.04.2018
Patent
Securing method for lawful interception
Hollatz, Michael Charles, Lambert, Robert John, Ebeid, Nevine Maurice Nassif, Buckley, Michael Eoin
Year of Publication 26.03.2024
Get full text
Year of Publication 26.03.2024
Patent
SEMICONDUCTOR PACKAGE WITH FUNCTIONALLY REDUNDANT SEMICONDUCTOR DIES
NASSIF NEVINE, BOHR MARK T, NEIBERG LEONARD M, GOMES WILFRED, SHEREL UDI, MC CULLOUGH WESLEY D
Year of Publication 16.07.2019
Get full text
Year of Publication 16.07.2019
Patent
MULTIPLE DIES HARDWARE PROCESSORS AND METHODS
NIMMAGADDA SRIKANTH, CHAMBERLAIN JEFFREY D, AYERS JOHN R, MOLNAR CARLETON L, LIU YENNG, GEETHA VEDARAMAN, EAPATI SIVA SOUMYA, NASSIF NEVINE, SINGH TEJPAL, KUMASHIKAR MAHESH K, VARMA ANKUSH, SISTLA KRISHNAKANTH V, CHRYSOS GEORGE Z, HALLECK WILLIAM R, SUBBAREDDY DHEERAJ R, PASDAST GERALD
Year of Publication 02.10.2020
Get full text
Year of Publication 02.10.2020
Patent
Method for validating messages
Lambert, Robert John, Ebeid, Nevine Maurice Nassif, Buckley, Michael Eoin
Year of Publication 20.10.2020
Get full text
Year of Publication 20.10.2020
Patent