Electroless Ni/Pd/Au Plating for Semiconductor Package Substrate
Hasegawa, Kiyoshi, Takahashi, Akio, Noudou, Takaaki, Nakaso, Akishi
Published in Hyōmen gijutsu (01.09.2006)
Get full text
Published in Hyōmen gijutsu (01.09.2006)
Journal Article
COPPER SURFACE TREATMENT METHOD AND COPPER
MATSUURA, MASAHARU, INOUE, FUMIO, INOUE, YASUO, NAKASO, AKISHI, ITO, TOYOKI, YAMASHITA, TOMOAKI, SHIMIZU, AKIRA
Year of Publication 14.09.2006
Get full text
Year of Publication 14.09.2006
Patent
SUBSTRATE FOR MOUNTING SEMICONDUCTOR CHIPS
NAKASO, AKISHI, URASAKI, NAOYUKI, SHIMADA, YASUSHI, TSURU, YOSHIYUKI, WATANABE, ITSUO
Year of Publication 07.01.1999
Get full text
Year of Publication 07.01.1999
Patent
CONNECTION SUBSTRATE, MULTILAYER WIRING BOARD USING THE CONNECTION SUBSTRATE, SUBSTRATE FOR SEMICONDUCTOR PACKAGE, SEMICONDUCTOR PACKAGE, AND METHODS FOR MANUFACTURING THEM
INOUE, FUMIO, NAKASO, AKISHI, ENOMOTO, TETSUYA, NAKAMURA, HIDEHIRO, ARIKE, SHIGEHARU, MORIIKE, NORIO, HIROKI, KOUSUKE
Year of Publication 10.07.2003
Get full text
Year of Publication 10.07.2003
Patent
PRINTED WIRING BOARD AND PRODUCTION THEREOF
NAKASO, AKISHI, KIDA, AKINARI, URASAKI, NAOYUKI, HATAKEYAMA, SUICHI, TSUYAMA, KOUICHI
Year of Publication 09.04.1998
Get full text
Year of Publication 09.04.1998
Patent
Additive Technology for High Density Wiring. 1
OKAMURA, Toshiro, ISHIMARU, Toshiaki, NAKASO, Akishi, IRINO, Tetsuro, YOKOYAMA, Hiroyoshi
Published in Circuit Technology (1992)
Published in Circuit Technology (1992)
Get full text
Journal Article
Additive Technology for High Density Wiring (2)
OKAMURA, Toshiro, ISHIMARU, Toshiaki, NAKASO, Akishi, IRINO, Tetsuro, YOKOYAMA, Hiroyoshi
Published in Circuit Technology (1992)
Published in Circuit Technology (1992)
Get full text
Journal Article
PRINTED WIRING BOARD AND METHOD OF MANUFACTURING THE SAME
ARIKE, SHIGEBARU, MINAGAWA, KAZUYASU, NAKASO, AKISHI, HASEGAWA, KIYOSHI, ISONO, TADASHI, TAKAI, KENJI, KANNO, MASAO
Year of Publication 04.07.2002
Get full text
Year of Publication 04.07.2002
Patent
Adhesion between Insulation Layer and 42 Alloy
TSUYAMA, Kouichi, NAKASO, Akishi, OKAMURA, Toshiro, INOUE, Mitsuhiro, HASEGAWA, Hiroshi, SATO, Eikichi
Published in Circuit Technology (1990)
Published in Circuit Technology (1990)
Get full text
Journal Article
ELECTRONIC PARTS DEVICE
YAMAMOTO, KAZUNORI, TAKEMURA, KENZO, NAKASO, AKISHI, SHIMADA, YASUSHI, WATANABE, ITSUO, TSURU, YOSHIYUKI, WATANABE, OSAMU, NAGAI, AKIRA, INADA, TEIICHI, KOJIMA, KAZUYOSHI
Year of Publication 14.05.1998
Get full text
Year of Publication 14.05.1998
Patent
Electroless Ni/Pd/Au Plating for Semiconductor Package Substrate
HASEGAWA, Kiyoshi, TAKAHASHI, Akio, NOUDOU, Takaaki, NAKASO, Akishi
Published in Hyōmen gijutsu (01.09.2006)
Published in Hyōmen gijutsu (01.09.2006)
Get full text
Journal Article
MANUFACTURE OF MULTILAYER WIRING BOARD
YAMAMOTO, KAZUNORI, TSUYAMA, KOICHI, TAMURA, YOSHIHIRU, NAKASO, AKISHI, KIDA, AKINARI, TAKAHASHI, ATSUHI, ARIKE, SHIGHARU, OTSUKA, KAZUHISA, INADA, TEIICHI, OGINU, HARUO, TSURU, YOSHIUKI
Year of Publication 15.09.1999
Get full text
Year of Publication 15.09.1999
Patent