Search Results - "Mui, Man L" :: K.UTB vyhledávací portál

Loading…

3D 스택형 메모리에서 메모리 셀의 프로그래밍 속도 밸런싱

by MUI MAN L, SUN YONGKE, DONG YINGDA
Year of Publication 18.10.2017

Get full text

Patent

Loading…

REDUCING WEAK-ERASE TYPE READ DISTURB IN 3D NAND NON-VOLATILE MEMORY

by MUI MAN L, MIWA HITOSHI, DONG YINGDA
Year of Publication 13.10.2014

Get full text

Patent

Loading…

DYNAMIC BIT LINE BIAS FOR PROGRAMMING NON-VOLATILE MEMORY

by HIGASHITANI MASAAKI, MUI MAN L, DUTTA DEEPANSHU, OOWADA KEN
Year of Publication 16.10.2015

Get full text

Patent

Loading…

DYNAMIC ERASE VOLTAGE STEP SIZE SELECTION FOR 3D NON-VOLATILE MEMORY

by OU WENDY, HIGASHITANI MASAAKI, MUI MAN L, DONG YINGDA
Year of Publication 13.05.2016

Get full text

Patent

Loading…

PROGRAM AND READ OPERATIONS FOR 3D NON-VOLATILE MEMORY BASED ON MEMORY HOLE DIAMETER

by OU WENDY, HIGASHITANI MASAAKI, MUI MAN L, DONG YINGDA
Year of Publication 17.02.2016

Get full text

Patent

Loading…

THRESHOLD VOLTAGE ADJUSTMENT FOR A SELECT GATE TRANSISTOR IN A STACKED NON-VOLATILE MEMORY DEVICE

by HIGASHITANI MASAAKI, LI HAIBO, MUI MAN L, COSTA XIYING
Year of Publication 06.05.2015

Get full text

Patent

Loading…

ENHANCED BIT-LINE PRE-CHARGE SCHEME FOR INCREASING CHANNEL BOOSTING IN NON-VOLATILE STORAGE

by MUI MAN L, DONG YINGDA, HEMINK GERRIT JAN, SATO SHINJI, LUTZE JEFFREY W
Year of Publication 20.04.2011

Get full text

Patent

Loading…

BALANCING PROGRAMMING SPEEDS OF MEMORY CELLS IN A 3D STACKED MEMORY

by MUI, Man L, DONG, Yingda, SUN, Yongke
Year of Publication 14.11.2018

Get full text

Patent

Loading…

REDUCING WEAK-ERASE TYPE READ DISTURB IN 3D NAND NON-VOLATILE MEMORY

by Dong, Yingda, Mui, Man L, Miwa, Hitoshi
Year of Publication 07.11.2018

Get full text

Patent

Loading…

ADAPTIVES SELEKTIVES BITLEITUNGSVORLADEN FÜR STROMEINSPARUNGEN UND SCHNELLES PROGRAMMIEREN

by Koh, Yee Lih, Li, Yenlung, Mui, Man L, Hsu, Cynthia
Year of Publication 12.09.2024

Get full text

Patent

Loading…

BALANCING PROGRAMMING SPEEDS OF MEMORY CELLS IN A 3D STACKED MEMORY

by MUI, Man L, DONG, Yingda, SUN, Yongke
Year of Publication 03.01.2018

Get full text

Patent

Loading…

Bit line stability detection

by MUI MAN L, KUO TIENIEN
Year of Publication 16.06.2015

Get full text

Patent

Loading…

REDUCING WEAK-ERASE TYPE READ DISTURB IN 3D NAND NON-VOLATILE MEMORY

by Dong, Yingda, Mui, Man L, Miwa, Hitoshi
Year of Publication 04.01.2017

Get full text

Patent

Loading…

BALANCING PROGRAMMING SPEEDS OF MEMORY CELLS IN A 3D STACKED MEMORY

by MUI, Man L, DONG, Yingda, SUN, Yongke
Year of Publication 29.12.2016

Get full text

Patent

Loading…

REDUCING WEAK-ERASE TYPE READ DISTURB IN 3D NAND NON-VOLATILE MEMORY

by MUI, MAN, L, MIWA, HITOSHI, DONG, YINGDA
Year of Publication 05.10.2016

Get full text

Patent

Loading…

Balancing programming speeds of memory cells in a 3D stacked memory

by MUI MAN L, SUN YONGKE, DONG YINGDA
Year of Publication 17.05.2016

Get full text

Patent

Loading…

Detecting programmed word lines based on NAND string current

by MUI MAN L, DONG YINGDA, AVILA CHRIS
Year of Publication 03.05.2016

Get full text

Patent

Loading…

Detecting programmed word lines based on NAND string current

by MUI MAN L, DONG YINGDA, AVILA CHIRS
Year of Publication 17.02.2016

Get full text

Patent

Loading…

DYNAMIC BIT LINE BIAS FOR PROGRAMMING NON-VOLATILE MEMORY

by DUTTA, Deepanshu, HIGASHITANI, Masaaki, MUI, Man, L, OOWADA, Ken
Year of Publication 22.11.2017

Get full text

Patent

Loading…

Reducing weak-erase type read disturb in 3D non-volatile memory

by MUI MAN L, MIWA HITOSHI, DONG YINGDA
Year of Publication 27.10.2015

Get full text

Patent

Refine Results

Format

Subject Area

Topic

Language

Year of Publication

Database