A 16 nm 128 Mb SRAM in High- \kappa Metal-Gate FinFET Technology With Write-Assist Circuitry for Low-VMIN Applications
Yen-Huei Chen, Wei-Min Chan, Wei-Cheng Wu, Hung-Jen Liao, Kuo-Hua Pan, Jhon-Jhy Liaw, Tang-Hsuan Chung, Quincy Li, Chih-Yung Lin, Mu-Chi Chiang, Shien-Yang Wu, Chang, Jonathan
Published in IEEE journal of solid-state circuits (01.01.2015)
Published in IEEE journal of solid-state circuits (01.01.2015)
Get full text
Journal Article
Systematical Study of Reliability Issues in Plasma-Nitrided and Thermally Nitrided Oxides for Advanced Dual-Gate Oxide p-Channel Metal–Oxide–Semiconductor Field-Effect Transistors
Lo, Wen-Cheng, Wu, Shien-Yang, Chang, Sun-Jay, Chiang, Mu-Chi, Lin, Chih-Yung, Chao, Tien-Sheng, Chang, Chun-Yen
Published in Japanese Journal of Applied Physics (01.03.2007)
Published in Japanese Journal of Applied Physics (01.03.2007)
Get full text
Journal Article
17.2 A 64kb 16nm asynchronous disturb current free 2-port SRAM with PMOS pass-gates for FinFET technologies
Fujiwara, Hidehiro, Li-Wen Wang, Yen-Huei Chen, Kao-Cheng Lin, Dar Sun, Shin-Rung Wu, Jhon-Jhy Liaw, Chih-Yung Lin, Mu-Chi Chiang, Hung-Jen Liao, Shien-Yang Wu, Chang, Jonathan
Published in 2015 IEEE International Solid State Circuits Conference (ISSCC) (01.02.2015)
Published in 2015 IEEE International Solid State Circuits Conference (ISSCC) (01.02.2015)
Get full text
Conference Proceeding
Journal Article
12.1 A 7nm 256Mb SRAM in high-k metal-gate FinFET technology with write-assist circuitry for low-VMIN applications
Chang, Jonathan, Yen-Huei Chen, Wei-Min Chan, Singh, Sahil Preet, Cheng, Hank, Fujiwara, Hidehiro, Jih-Yu Lin, Kao-Cheng Lin, Hung, John, Lee, Robin, Hung-Jen Liao, Jhon-Jhy Liaw, Quincy Li, Chih-Yung Lin, Mu-Chi Chiang, Shien-Yang Wu
Published in 2017 IEEE International Solid-State Circuits Conference (ISSCC) (01.02.2017)
Published in 2017 IEEE International Solid-State Circuits Conference (ISSCC) (01.02.2017)
Get full text
Conference Proceeding
13.5 A 16nm 128Mb SRAM in high-κ metal-gate FinFET technology with write-assist circuitry for low-VMIN applications
Yen-Huei Chen, Wei-Min Chan, Wei-Cheng Wu, Hung-Jen Liao, Kuo-Hua Pan, Jhon-Jhy Liaw, Tang-Hsuan Chung, Quincy Li, Chang, George H., Chih-Yung Lin, Mu-Chi Chiang, Shien-Yang Wu, Natarajan, Sreedhar, Chang, Jonathan
Published in 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) (01.02.2014)
Published in 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) (01.02.2014)
Get full text
Conference Proceeding
ISOLATION STRUCTURE FOR PREVENTING UNINTENTIONAL MERGING OF EPITAXIALLY GROWN SOURCE/DRAIN
Yeh, Kuan-Lin, Lin, Ta-Chun, Pan, Kuo-Hua, Lin, Chun-Jun, Chiang, Mu-Chi
Year of Publication 09.11.2023
Get full text
Year of Publication 09.11.2023
Patent
Isolation structure for preventing unintentional merging of epitaxially grown source/drain
Yeh, Kuan-Lin, Lin, Ta-Chun, Pan, Kuo-Hua, Lin, Chun-Jun, Chiang, Mu-Chi
Year of Publication 05.09.2023
Get full text
Year of Publication 05.09.2023
Patent
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES
CHEN, Hua Feng, CHEN, Chih-Yang, CHIANG, Mu-Chi, CHANG, Yu-Jen, PAN, Kuo-Hua
Year of Publication 17.08.2023
Get full text
Year of Publication 17.08.2023
Patent
Isolation Structure For Preventing Unintentional Merging Of Epitaxially Grown Source/Drain
Yeh, Kuan-Lin, Lin, Ta-Chun, Pan, Kuo-Hua, Lin, Chun-Jun, Chiang, Mu-Chi
Year of Publication 04.08.2022
Get full text
Year of Publication 04.08.2022
Patent
Isolation structure for preventing unintentional merging of epitaxially grown source/drain
Yeh, Kuan-Lin, Lin, Ta-Chun, Pan, Kuo-Hua, Lin, Chun-Jun, Chiang, Mu-Chi
Year of Publication 26.04.2022
Get full text
Year of Publication 26.04.2022
Patent
Isolation Structure for Preventing Unintentional Merging of Epitaxially Grown Source/Drain
Yeh, Kuan-Lin, Lin, Ta-Chun, Pan, Kuo-Hua, Lin, Chun-Jun, Chiang, Mu-Chi
Year of Publication 30.12.2021
Get full text
Year of Publication 30.12.2021
Patent