A low-power 2.5-GHz 90-nm level 1 cache and memory management unit
Haigh, J.R., Wilkerson, M.W., Miller, J.B., Beatty, T.S., Strazdus, S.J., Clark, L.T.
Published in IEEE journal of solid-state circuits (01.05.2005)
Published in IEEE journal of solid-state circuits (01.05.2005)
Get full text
Journal Article