BRein Memory: A Single-Chip Binary/Ternary Reconfigurable in-Memory Deep Neural Network Accelerator Achieving 1.4 TOPS at 0.6 W
Ando, Kota, Ueyoshi, Kodai, Orimo, Kentaro, Yonekawa, Haruyoshi, Sato, Shimpei, Nakahara, Hiroki, Takamaeda-Yamazaki, Shinya, Ikebe, Masayuki, Asai, Tetsuya, Kuroda, Tadahiro, Motomura, Masato
Published in IEEE journal of solid-state circuits (01.04.2018)
Published in IEEE journal of solid-state circuits (01.04.2018)
Get full text
Journal Article
An Adaptive Global and Local Tone Mapping Algorithm Implemented on FPGA
Ambalathankandy, Prasoon, Ikebe, Masayuki, Yoshida, Takayuki, Shimada, Takeshi, Takamaeda, Shinya, Motomura, Masato, Asai, Tetsuya
Published in IEEE transactions on circuits and systems for video technology (01.09.2020)
Published in IEEE transactions on circuits and systems for video technology (01.09.2020)
Get full text
Journal Article
QUEST: Multi-Purpose Log-Quantized DNN Inference Engine Stacked on 96-MB 3-D SRAM Using Inductive Coupling Technology in 40-nm CMOS
Ueyoshi, Kodai, Ando, Kota, Hirose, Kazutoshi, Takamaeda-Yamazaki, Shinya, Hamada, Mototsugu, Kuroda, Tadahiro, Motomura, Masato
Published in IEEE journal of solid-state circuits (01.01.2019)
Published in IEEE journal of solid-state circuits (01.01.2019)
Get full text
Journal Article
A Flip-count-based Dynamic Temperature Control Method for Constrained Combinatorial Optimization by Parallel Annealing Algorithms
INOUE, Genta, OKONOGI, Daiki, JIMBO, Satoru, CHU, Thiem Van, MOTOMURA, Masato, KAWAMURA, Kazushi
Published in IEICE Transactions on Information and Systems (2024)
Published in IEICE Transactions on Information and Systems (2024)
Get full text
Journal Article
Toward Improving Ensemble-Based Collaborative Inference at the Edge
Kumazawa, Shungo, Yu, Jaehoon, Kawamura, Kazushi, Chu, Thiem Van, Motomura, Masato
Published in IEEE access (2024)
Published in IEEE access (2024)
Get full text
Journal Article
A Fully-Parallel Annealing Algorithm with Autonomous Pinning Effect Control for Various Combinatorial Optimization Problems
OKONOGI, Daiki, JIMBO, Satoru, ANDO, Kota, CHU, Thiem Van, YU, Jaehoon, MOTOMURA, Masato, KAWAMURA, Kazushi
Published in IEICE Transactions on Information and Systems (01.12.2023)
Published in IEICE Transactions on Information and Systems (01.12.2023)
Get full text
Journal Article
QUEST: A 7.49TOPS multi-purpose log-quantized DNN inference engine stacked on 96MB 3D SRAM using inductive-coupling technology in 40nm CMOS
Ueyoshi, Kodai, Ando, Kota, Hirose, Kazutoshi, Takamaeda-Yamazaki, Shinya, Kadomoto, Junichiro, Miyata, Tomoki, Hamada, Mototsugu, Kuroda, Tadahiro, Motomura, Masato
Published in 2018 IEEE International Solid - State Circuits Conference - (ISSCC) (01.02.2018)
Published in 2018 IEEE International Solid - State Circuits Conference - (ISSCC) (01.02.2018)
Get full text
Conference Proceeding
A Hybrid Integer Encoding Method for Obtaining High-Quality Solutions of Quadratic Knapsack Problems on Solid-State Annealers
JIMBO, Satoru, OKONOGI, Daiki, ANDO, Kota, CHU, Thiem Van, YU, Jaehoon, MOTOMURA, Masato, KAWAMURA, Kazushi
Published in IEICE Transactions on Information and Systems (01.12.2022)
Published in IEICE Transactions on Information and Systems (01.12.2022)
Get full text
Journal Article
Linearity Improvement of VCO-Based ADC via Complementary Bias Voltage Control for IoT Devices
Srikram, Pitchayapatchaya, Ikebe, Masayuki, Motomura, Masato
Published in Journal of Signal Processing (01.01.2022)
Published in Journal of Signal Processing (01.01.2022)
Get full text
Journal Article
Recurrent Residual Networks Contain Stronger Lottery Tickets
Garcia-Arias, Angel Lopez, Okoshi, Yasuyuki, Hashimoto, Masanori, Motomura, Masato, Yu, Jaehoon
Published in IEEE access (01.01.2023)
Published in IEEE access (01.01.2023)
Get full text
Journal Article
FPGA-Based Annealing Processor with Time-Division Multiplexing
YAMAMOTO, Kasho, IKEBE, Masayuki, ASAI, Tetsuya, MOTOMURA, Masato, TAKAMAEDA-YAMAZAKI, Shinya
Published in IEICE Transactions on Information and Systems (01.12.2019)
Published in IEICE Transactions on Information and Systems (01.12.2019)
Get full text
Journal Article
Pianissimo: A Sub-mW Class DNN Accelerator With Progressively Adjustable Bit-Precision
Suzuki, Junnosuke, Yu, Jaehoon, Yasunaga, Mari, Garcia-Arias, Angel Lopez, Okoshi, Yasuyuki, Kumazawa, Shungo, Ando, Kota, Kawamura, Kazushi, Van Chu, Thiem, Motomura, Masato
Published in IEEE access (2024)
Published in IEEE access (2024)
Get full text
Journal Article
Error Tolerance Analysis of Deep Learning Hardware Using a Restricted Boltzmann Machine Toward Low-Power Memory Implementation
Marukame, Takao, Ueyoshi, Kodai, Asai, Tetsuya, Motomura, Masato, Schmid, Alexandre, Suzuki, Masamichi, Higashi, Yusuke, Mitani, Yuichiro
Published in IEEE transactions on circuits and systems. II, Express briefs (01.04.2017)
Published in IEEE transactions on circuits and systems. II, Express briefs (01.04.2017)
Get full text
Journal Article
Real-time HDTV to 4K and 8K-UHD conversions using anti-aliasing based super resolution algorithm on FPGA
Ambalathankandy, Prasoon, Takamaeda, Shinya, Masato, Motomura, Asai, Tetsuya, Ikebe, Masayuki, Kusano, Hotaka
Published in Microprocessors and microsystems (01.09.2018)
Published in Microprocessors and microsystems (01.09.2018)
Get full text
Journal Article
ExtraFerns: Fully Parallel Ensemble Learning Technique with Random Projection and Non-Greedy yet Minimal Memory Access Training
Kumazawa, Shungo, Kawamura, Kazushi, Chu, Thiem Van, Motomura, Masato, Yu, Jaehoon
Published in International Journal of Networking and Computing (2021)
Published in International Journal of Networking and Computing (2021)
Get full text
Journal Article