A Study of Write Margin of Spin Torque Transfer Magnetic Random Access Memory Technology
Min, Tai, Tang, Denny, Wang, Pokang, Chen, Mao-min, Sun, J. Z., Debrosse, J. K., Worledge, D. C., Maffitt, T. M., Gallagher, W. J., Chen, Qiang, Beach, Robert, Jan, Guenole, Horng, Cheng, Kula, Witold, Torng, Terry, Tong, Ruth, Zhong, Tom
Published in IEEE transactions on magnetics (01.06.2010)
Published in IEEE transactions on magnetics (01.06.2010)
Get full text
Journal Article
Conference Proceeding
Design considerations for MRAM
Maffitt, T M, DeBrosse, J K, Gabric, J A, Gow, E T
Published in IBM journal of research and development (01.01.2006)
Published in IBM journal of research and development (01.01.2006)
Get full text
Journal Article
A 16-Mb MRAM featuring bootstrapped write drivers
Gogl, D., Arndt, C., Barwin, J.C., Bette, A., DeBrosse, J., Gow, E., Hoenigschmid, H., Lammers, S., Lamorey, M., Yu Lu, Maffitt, T., Maloney, K., Obermaier, W., Sturm, A., Viehmann, H., Willmott, D., Wood, M., Gallagher, W.J., Mueller, G., Sitaram, A.R.
Published in IEEE journal of solid-state circuits (01.04.2005)
Published in IEEE journal of solid-state circuits (01.04.2005)
Get full text
Journal Article
Conference Proceeding
A 14 nm Embedded STT-MRAM CMOS Technology
Edelstein, D., Rizzolo, M., Sil, D., Dutta, A., DeBrosse, J., Wordeman, M., Arceo, A., Chu, I. C., Demarest, J., Edwards, E. R. J., Evarts, E. R., Fullam, J., Gasasira, A., Hu, G., Iwatake, M., Johnson, R., Katragadda, V., Levin, T., Li, J., Liu, Y., Long, C., Maffitt, T., McDermott, S., Mehta, S., Mehta, V., Metzler, D., Morillo, J., Nakamura, Y., Nguyen, S., Nieves, P., Pai, V., Patlolla, R., Pujari, R., Southwick, R., Standaert, T., van der Straten, O., Wu, H., Yang, C.-C., Houssameddine, D., Slaughter, J. M., Worledge, D. C.
Published in 2020 IEEE International Electron Devices Meeting (IEDM) (12.12.2020)
Published in 2020 IEEE International Electron Devices Meeting (IEDM) (12.12.2020)
Get full text
Conference Proceeding
A 256-Mcell Phase-Change Memory Chip Operating at 2 Bit/Cell
Close, G. F., Frey, U., Morrish, J., Jordan, R., Lewis, S., Maffitt, T., BrightSky, M., Hagleitner, C., Lam, C., Eleftheriou, E.
Published in IEEE transactions on circuits and systems. I, Regular papers (01.06.2013)
Published in IEEE transactions on circuits and systems. I, Regular papers (01.06.2013)
Get full text
Journal Article
Demonstration of chip level writability, endurance and data retention of an entire 8Mb STT-MRAM array
Lee, Y. J., Jan, G., Wang, Y. J., Pi, K., Zhong, T., Tong, R. Y., Lam, V., Teng, J., Huang, K., He, R. R., Le, S., Torng, T., DeBrosse, J., Maffitt, T., Long, C., Gallagher, W. J., Wang, P. K.
Published in 2013 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA) (01.04.2013)
Published in 2013 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA) (01.04.2013)
Get full text
Conference Proceeding
A statistical study of magnetic tunnel junctions for high-density spin torque transfer-MRAM (STT-MRAM)
Beach, R., Min, T., Horng, C., Chen, Q., Sherman, P., Le, S., Young, S., Yang, K., Yu, H., Lu, X., Kula, W., Zhong, T., Xiao, R., Zhong, A., Liu, G., Kan, J., Yuan, J., Chen, J., Tong, R., Chien, J., Torng, T., Tang, D., Wang, P., Chen, M., Assefa, S., Qazi, M., DeBrosse, J., Gaidis, M., Kanakasabapathy, S., Lu, Y., Nowak, J., O'Sullivan, E., Maffitt, T., Sun, J.Z., Gallagher, W.J.
Published in 2008 IEEE International Electron Devices Meeting (01.12.2008)
Published in 2008 IEEE International Electron Devices Meeting (01.12.2008)
Get full text
Conference Proceeding
A 16Mb MRAM featuring bootstrapped write drivers
DeBrosse, J., Arndt, C., Barwin, C., Bette, A., Gogl, D., Gow, E., Hoenigschmid, H., Lammers, S., Lamorey, M., Lu, Y., Maffitt, T., Maloney, K., Obermeyer, W., Sturm, A., Viehmann, H., Willmott, D., Wood, M., Gallagher, W.J., Mueller, G., Sitaram, A.R.
Published in 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525) (2004)
Published in 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525) (2004)
Get full text
Conference Proceeding
A 512Mb phase-change memory (PCM) in 90nm CMOS achieving 2b/cell
Close, G. F., Frey, U., Morrish, J., Jordan, R., Lewis, S., Maffitt, T., Breitwisch, M., Hagleitner, C., Lam, C., Eleftheriou, E.
Published in 2011 Symposium on VLSI Circuits - Digest of Technical Papers (01.06.2011)
Get full text
Published in 2011 Symposium on VLSI Circuits - Digest of Technical Papers (01.06.2011)
Conference Proceeding
A Novel Reconfigurable Sensing Scheme for Variable Level Storage in Phase Change Memory
Jing Li, Chao-I Wu, Lewis, S C, Morrish, J, Tien-Yen Wang, Jordan, R, Maffitt, T, Breitwisch, M, Schrott, A, Cheek, R, Hsiang-Lan Lung, Chung Lam
Published in 2011 3rd IEEE International Memory Workshop (IMW) (01.05.2011)
Published in 2011 3rd IEEE International Memory Workshop (IMW) (01.05.2011)
Get full text
Conference Proceeding
A 16Mb MRAM bootstrapped write drivers
DEBROSSE, J, ARNDT, C, MAFFITT, T, MALONEY, K, OBERMEYER, W, STURM, A, VIEHMANN, H, WILLMOTT, D, WOOD, M, GALLAGHER, W. J, MUELLER, G, SITARAM, A. R, BARWIN, C, BETTE, A, GOGL, D, GOW, E, HOENIGSCHMID, H, LAMMERS, S, LAMOREY, M, LU, Y
Year of Publication 2003
Get full text
Year of Publication 2003
Conference Proceeding
A 256K SRAM with on-chip power supply conversion
Roberts, A., Dreibelbis, J., Braceras, G., Gabric, J., Gilbert, L., Goodwin, R., Hedberg, E., Maffitt, T., Meuniar, L., Moran, D., Phuong Nguyen, Reed, D., Reismiller, D., Sasaki, R.
Published in 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (1987)
Published in 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (1987)
Get full text
Conference Proceeding
Matchline precharge architecture for self-reference matchline sensing
ARSOVSKI, IGOR, MAFFITT, THOMAS M, FRAGANO, MICHAEL T, HOULE, ROBERT M
Year of Publication 11.02.2018
Get full text
Year of Publication 11.02.2018
Patent
Matchline precharge architecture for self-reference matchline sensing
ARSOVSKI, IGOR, MAFFITT, THOMAS M, FRAGANO, MICHAEL T, HOULE, ROBERT M
Year of Publication 01.12.2017
Get full text
Year of Publication 01.12.2017
Patent
CONTENT-ADDRESSABLE MEMORY HAVING MULTIPLE REFERENCE MATCHLINES TO REDUCE LATENCY
IGOR ARSOVSKI, MICHAEL T. FRAGANO, ROBERT M. HOULE, THOMAS M. MAFFITT
Year of Publication 08.08.2017
Get full text
Year of Publication 08.08.2017
Patent