PREFETCH MECHANISMS WITH NON-EQUAL MAGNITUDE STRIDE
SARTORIUS THOMAS ANDREW, DIEFFENDERFER JAMES NORRIS, SPEIER THOMAS PHILIP, MCILVAINE MICHAEL SCOTT, MORROW MICHAEL WILLIAM
Year of Publication 05.07.2019
Get full text
Year of Publication 05.07.2019
Patent
MEMORY MANAGEMENT UNIT WITH PRE-FILLING CAPABILITY
MORROW, MICHAEL WILLIAM, PALMA, RAYMOND P, SARTORIUS, THOMAS ANDREW, RYCHLIK, BOHUSLAV
Year of Publication 08.01.2014
Get full text
Year of Publication 08.01.2014
Patent
Eliminating Redundant Masking Operations Instruction Processing Circuits, And Related Processor Systems, Methods, And Computer-Readable Media
DIEFFENDERFER JAMES NORRIS, STEMPEL BRIAN MICHAEL, BROWN MELINDA J, MCILVAINE MICHAEL SCOTT, MORROW MICHAEL WILLIAM
Year of Publication 31.10.2013
Get full text
Year of Publication 31.10.2013
Patent
ELIMINATING REDUNDANT MASKING OPERATIONS IN INSTRUCTION PROCESSING CIRCUITS, AND RELATED PROCESSOR SYSTEMS, METHODS, AND COMPUTER-READABLE MEDIA
MORROW, MICHAEL WILLIAM, MCILVAINE, MICHAEL SCOTT, BROWN, MELINDA J, STEMPEL, BRIAN MICHAEL, DIEFFENDERFER, JAMES NORRIS
Year of Publication 31.10.2013
Get full text
Year of Publication 31.10.2013
Patent
METHOD AND APPARATUS FOR FORWARDING LITERAL GENERATED DATA TO DEPENDENT INSTRUCTIONS MORE EFFICIENTLY USING A CONSTANT CACHE
MORROW, MICHAEL WILLIAM, MCILVAINE, MICHAEL SCOTT, HIGDON, DANIEL S, SMITH, RODNEY WAYNE, SCHOTTMILLER, JEFFERY M, KOTHARI, KULIN NARENDRA, STEMPEL, BRIAN MICHAEL, DIEFFENDERFER, JAMES NORRIS
Year of Publication 20.01.2016
Get full text
Year of Publication 20.01.2016
Patent
Fusing conditional write instructions having opposite conditions in instruction processing circuits, and related processor systems, methods, and computer-readable media
SCHOTTMILLER JEFFERY M, DIEFFENDERFER JAMES NORRIS, SMITH RODNEY WAYNE, STEMPEL BRIAN MICHAEL, BROWN MELINDA J, MCILVAINE MICHAEL SCOTT, IRWIN ANDREW S, MORROW MICHAEL WILLIAM
Year of Publication 24.11.2015
Get full text
Year of Publication 24.11.2015
Patent
Method and apparatus for forwarding literal generated data to dependent instructions more efficiently using a constant cache
SCHOTTMILLER JEFFERY M, DIEFFENDERFER JAMES NORRIS, SMITH RODNEY WAYNE, HIGDON DANIEL S, STEMPEL BRIAN MICHAEL, MCILVAINE MICHAEL SCOTT, MORROW MICHAEL WILLIAM, KOTHARI KULIN NARENDRA
Year of Publication 28.10.2015
Get full text
Year of Publication 28.10.2015
Patent
ESTABLISHING A BRANCH TARGET INSTRUCTION CACHE (BTIC) ENTRY FOR SUBROUTINE RETURNS TO REDUCE EXECUTION PIPELINE BUBBLES, AND RELATED SYSTEMS, METHODS, AND COMPUTER-READABLE MEDIA
MORROW, MICHAEL WILLIAM, REDDY, VIMAL K, MCILVAINE, MICHAEL SCOTT, STREETT, DAREN EUGENE, STEMPEL, BRIAN MICHAEL, DIEFFENDERFER, JAMES NORRIS
Year of Publication 05.06.2014
Get full text
Year of Publication 05.06.2014
Patent
ESTABLISHING A BRANCH TARGET INSTRUCTION CACHE (BTIC) ENTRY FOR SUBROUTINE RETURNS TO REDUCE EXECUTION PIPELINE BUBBLES, AND RELATED SYSTEMS, METHODS, AND COMPUTER-READABLE MEDIA
DIEFFENDERFER JAMES NORRIS, STREETT DAREN EUGENE, REDDY VIMAL K, STEMPEL BRIAN MICHAEL, MCILVAINE MICHAEL SCOTT, MORROW MICHAEL WILLIAM
Year of Publication 29.05.2014
Get full text
Year of Publication 29.05.2014
Patent