Vertical floating-gate 4.5F/sup 2/ split-gate NOR flash memory at 110nm node
Lee, D., Tsui, F., Jeng-Wei Yang, Feng Gao, Wen-Juei Lu, Yeeheng Lee, Chi-Tsai Chen, Huang, V., Pin-Yao Wang, Liu, M.H., Hsu, H.C., Chang, S., Chang, S.Y., Van Tran, H., Frayer, J., Yaw-Wen Hu, Yeh, B., Chen, B.
Published in Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004 (2004)
Published in Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004 (2004)
Get full text
Conference Proceeding
Non-volatile memory cell having a floating gate and a coupling gate with improved coupling ratio therebetween
WANG CHUNMING, ZHANG ZUFA, ZHANG YI, QIAO BAOWEI, WANG SHIUH LUEN, LU WEN-JUEI
Year of Publication 28.06.2016
Get full text
Year of Publication 28.06.2016
Patent
Non-volatile Memory Cell Having A Floating Gate And A Coupling Gate With Improved Coupling Ratio Therebetween
WANG CHUNMING, ZHANG ZUFA, ZHANG YI, QIAO BAOWEI, WANG SHIUH LUEN, LU WEN-JUEI
Year of Publication 24.07.2014
Get full text
Year of Publication 24.07.2014
Patent