Subthreshold operation of SONOS analog memory to enable accurate low-power neural network inference
Agrawal, V., Xiao, T. P., Bennett, C. H., Feinberg, B., Shetty, S., Ramkumar, K., Medu, H., Thekkekara, K., Chettuvetty, R., Leshner, S., Luzada, Z., Hinh, L., Phan, T., Marinella, M. J., Agarwal, S.
Published in 2022 International Electron Devices Meeting (IEDM) (03.12.2022)
Published in 2022 International Electron Devices Meeting (IEDM) (03.12.2022)
Get full text
Conference Proceeding
Low power ARM® Cortex™-M0 CPU and SRAM using Deeply Depleted Channel (DDC) transistors with Vdd scaling and body bias
Agrawal, V., Kepler, N., Kidd, D., Krishnan, G., Leshner, S., Bakishev, T., Zhao, D., Ranade, P., Roy, R., Wojko, M., Clark, L., Rogenmoser, R., Hori, M., Ema, T., Moriwaki, S., Tsuruta, T., Yamada, T., Mitani, J., Wakayama, S.
Published in Proceedings of the IEEE 2013 Custom Integrated Circuits Conference (01.09.2013)
Published in Proceedings of the IEEE 2013 Custom Integrated Circuits Conference (01.09.2013)
Get full text
Conference Proceeding
Design of a robust, high performance standard cell threshold logic family for DSM technology
Leshner, S, Kulkarni, N, Vrudhula, S, Berezowski, K
Published in 2010 International Conference on Microelectronics (01.12.2010)
Published in 2010 International Conference on Microelectronics (01.12.2010)
Get full text
Conference Proceeding
A Low Power, High Performance Threshold Logic-Based Standard Cell Multiplier in 65 nm CMOS
Leshner, S, Berezowski, K, Xiaoyin Yao, Chalivendra, G, Patel, S, Vrudhula, S
Published in 2010 IEEE Computer Society Annual Symposium on VLSI (01.07.2010)
Published in 2010 IEEE Computer Society Annual Symposium on VLSI (01.07.2010)
Get full text
Conference Proceeding
Threshold Logic Gene Regulatory Networks
Gowda, T., Leshner, S., Vrudhula, S., Seungchan Kim
Published in 2007 IEEE International Workshop on Genomic Signal Processing and Statistics (01.06.2007)
Published in 2007 IEEE International Workshop on Genomic Signal Processing and Statistics (01.06.2007)
Get full text
Conference Proceeding
Synthesis of threshold logic circuits using tree matching
Gowda, T., Leshner, S., Vrudhula, S., Konjevod, G.
Published in 2007 18th European Conference on Circuit Theory and Design (01.08.2007)
Published in 2007 18th European Conference on Circuit Theory and Design (01.08.2007)
Get full text
Conference Proceeding
On-line menu updating for an electronic book
GARTH CONBOY, WILLIAM S. LESHNER, JAMES SACHS, BRADY DUGA, ALEKSEY NOVICOV
Year of Publication 08.05.2000
Get full text
Year of Publication 08.05.2000
Patent
On-line image caching control for efficient image display
GARTH CONBOY, WILLIAM S. LESHNER, JAMES SACHS, BRADY DUGA, ALEKSEY NOVICOV
Year of Publication 08.05.2000
Get full text
Year of Publication 08.05.2000
Patent
Method and apparatus for electronically distributing and viewing digital contents
ERIK WALTER, GARTH CONBOY, RICHARD WOTIZ, WILLIAM S. LESHNER, JAMES SACHS, THOMAS W. POMEROY, ALEKSEY NOVICOV, BRADY DUGA
Year of Publication 08.05.2000
Get full text
Year of Publication 08.05.2000
Patent
Systems and methods for electronic off-line catalog
JOHN RIVLIN, GARTH CONBOY, ZHEN TAO, HENRY YUEN, KENNETH P FISHKIN, ANUJ GUJAR, WILLIAM S. LESHNER, KENNETH P. FISHKIN, BRADY DUGA
Year of Publication 15.10.2002
Get full text
Year of Publication 15.10.2002
Patent
Automatic data formatting using a hypertext language
ERIK WALTER, GARTH CONBOY, WILLIAM S. LESHNER, ANDREW MARDER, TINA MARIE DUSSAULT, JAMES SACHS, BRADY DUGA, ALEKSEY NOVICOV, DEVIN PATRICK MCKINNEY
Year of Publication 08.05.2000
Get full text
Year of Publication 08.05.2000
Patent