8.5 A Scalable Adaptive ADC/DSP-Based 1.25-to-56Gbps/112Gbps High-Speed Transceiver Architecture Using Decision-Directed MMSE CDR in 16nm and 7nm
Xu, Danfeng, Kou, Yu, Lai, Paul, Cheng, Zichuan, Cheung, Tze Yin, Moser, Larry, Zhang, Yang, Liu, Xiaolong, Lam, Man Pio, Jia, Haikun, Pan, Quan, Szeto, Wing Hong, Tang, Chi Fai, Mak, Ka Fai, Sarfraz, Khawar, Zhu, Tairan, Kwan, Ming, Au, Emily Yim Lee, Conroy, Cormac, Chan, Kai Keung
Published in 2021 IEEE International Solid- State Circuits Conference (ISSCC) (13.02.2021)
Published in 2021 IEEE International Solid- State Circuits Conference (ISSCC) (13.02.2021)
Get full text
Conference Proceeding
Planar 6H-SiC MESFETs with vanadium implanted channel termination
Man Pio Lam, Kornegay, K.T., Cooper, J.A., Melloch, M.R.
Published in IEEE transactions on electron devices (01.05.1997)
Published in IEEE transactions on electron devices (01.05.1997)
Get full text
Journal Article