Search Results - "LUNING, SCOTT" :: K.UTB vyhledávací portál | TBU Library Retrieval Portal

STRESSED FIELD EFFECT TRANSISTOR AND METHOD FOR ITS FABRICATION

STRESSED FIELD EFFECT TRANSISTOR AND METHOD FOR ITS FABRICATION

by WAITE ANDREW M, LUNING SCOTT
Year of Publication 02.07.2009

Get full text

Patent

(Invited) Factors Impacting Threshold Voltage in Advanced CMOS Integration: Gate Last (FINFET) vs. Gate First (FDSOI)

(Invited) Factors Impacting Threshold Voltage in Advanced CMOS Integration: Gate Last (FINFET) vs. Gate First (FDSOI)

by Triyoso, Dina, Carter, Rick, Kluth, Jon, Luning, Scott, Child, Amy, Wahl, Jeremy, Mulfinger, Bob, Punchihewa, Kasun, Kumar, Anil, Kang, Laegu, Sporer, Ryan, Chen, Xiaobo, Straub, Sherry, Bohra, Girish, Patil, Suraj, Zhang, Xing, Chen, Alex, Togo, Mitsuhiro, Pal, Rohit
Published in ECS transactions (08.09.2015)

Get full text

Journal Article

FINFET STRUCTURES WITH STRESS-INDUCING SOURCE/DRAIN-FORMING SPACERS AND METHODS FOR FABRICATING SAME

FINFET STRUCTURES WITH STRESS-INDUCING SOURCE/DRAIN-FORMING SPACERS AND METHODS FOR FABRICATING SAME

by HARGROVE MICHAEL J, JOHNSON FRANK SCOTT, LUNING SCOTT
Year of Publication 09.02.2012

Get full text

Patent

Ultra-Thin Body and BOX (UTBB) Device for Aggressive Scaling of CMOS Technology

Ultra-Thin Body and BOX (UTBB) Device for Aggressive Scaling of CMOS Technology

by Liu, Qing, Yagishita, Atsushi, Kumar, Arvind, Loubet, Nicolas, Yamamoto, Toyoji, Kulkarni, Pranita, Monsieur, Frederic, Khakifirooz, Ali, Ponoth, Shom, Cheng, Kangguo, Haran, Bala, Vinet, Maud, Cai, Jin, Khare, Prasanna, Monfray, Stephane, Boeuf, Frederic, Mehta, Sanjay, Kuss, James, Leobandung, Effendi, Hane, Masami, Bu, Huiming, Ishimaru, Kazunari, Skotnicki, Thomas, Kleemeier, Walter, Takayanagi, Mariko, Hook, Terence, Khare, Mukesh, Luning, Scott, Doris, Bruce, Sampson, Ron
Published in ECS transactions (01.01.2011)

Get full text

Journal Article

Semiconductor device with stressed fin sections

Semiconductor device with stressed fin sections

by JOHNSON FRANK SCOTT, LUNING SCOTT
Year of Publication 16.12.2014

Get full text

Patent

Method, apparatus, and system for using a cover mask for enabling metal line jumping over MOL features in a standard cell

Method, apparatus, and system for using a cover mask for enabling metal line jumping over MOL features in a standard cell

by Neogi, Tuhin Guha, Doman, David, Pritchard, David C, Luning, Scott
Year of Publication 04.09.2018

Get full text

Patent

METHOD, APPARATUS, AND SYSTEM FOR USING A COVER MASK FOR ENABLING METAL LINE JUMPING OVER MOL FEATURES IN A STANDARD CELL

METHOD, APPARATUS, AND SYSTEM FOR USING A COVER MASK FOR ENABLING METAL LINE JUMPING OVER MOL FEATURES IN A STANDARD CELL

by Neogi, Tuhin Guha, Doman, David, Pritchard, David C, Luning, Scott
Year of Publication 28.06.2018

Get full text

Patent

METHOD, APPARATUS, AND SYSTEM FOR USING A COVER MASK FOR ENABLING METAL LINE JUMPING OVER MOL FEATURES IN A STANDARD CELL

METHOD, APPARATUS, AND SYSTEM FOR USING A COVER MASK FOR ENABLING METAL LINE JUMPING OVER MOL FEATURES IN A STANDARD CELL

by Neogi, Tuhin Guha, Doman, David, Pritchard, David C, Luning, Scott
Year of Publication 19.04.2018

Get full text

Patent

Method, apparatus, and system for using a cover mask for enabling metal line jumping over MOL features in a standard cell

Method, apparatus, and system for using a cover mask for enabling metal line jumping over MOL features in a standard cell

by Neogi, Tuhin Guha, Doman, David, Pritchard, David C, Luning, Scott
Year of Publication 17.04.2018

Get full text

Patent

SRAM cell with individual electrical device threshold control

SRAM cell with individual electrical device threshold control

by MANN RANDY W, LUNING SCOTT D
Year of Publication 02.06.2015

Get full text

Patent

Simplified multi-threshold voltage scheme for fully depleted SOI MOSFETs

Simplified multi-threshold voltage scheme for fully depleted SOI MOSFETs

by Doris, Bruce B, Loubet, Nicolas, Cheng, Kangguo, Luning, Scott, Liu, Qing, Khakifirooz, Ali
Year of Publication 16.04.2019

Get full text

Patent

SRAM cell with individual electrical device threshold control

SRAM cell with individual electrical device threshold control

by MANN RANDY W, LUNING SCOTT D
Year of Publication 12.05.2015

Get full text

Patent

Methods for fabricating FinFET semiconductor devices using L-shaped spacers

Methods for fabricating FinFET semiconductor devices using L-shaped spacers

by JOHNSON FRANK S, LUNING SCOTT
Year of Publication 26.03.2013

Get full text

Patent

Fully depleted silicon-on-insulator (FDSOI) transistor device and self-aligned active area in FDSOI bulk exposed regions

Fully depleted silicon-on-insulator (FDSOI) transistor device and self-aligned active area in FDSOI bulk exposed regions

by Nayyar, Neha, Luning, Scott D, Pritchard, David, Civay, Deniz E, Lei, Lixia
Year of Publication 22.01.2019

Get full text

Patent

Simplified gate to source/drain region connections

Simplified gate to source/drain region connections

by Punchihewa, Kasun Anupama, Neogi, Tuhin Guha, Luning, Scott D, Pritchard, David
Year of Publication 15.01.2019

Get full text

Patent

SIMPLIFIED GATE TO SOURCE/DRAIN REGION CONNECTIONS

SIMPLIFIED GATE TO SOURCE/DRAIN REGION CONNECTIONS

by Punchihewa, Kasun Anupama, Neogi, Tuhin Guha, Luning, Scott D, Pritchard, David
Year of Publication 23.08.2018

Get full text

Patent

STRAINED MOS DEVICE AND METHODS FOR ITS FABRICATION

STRAINED MOS DEVICE AND METHODS FOR ITS FABRICATION

by WAITE ANDREW MICHAEL, LUNING SCOTT
Year of Publication 05.07.2012

Get full text

Patent

FULLY DEPLETED SILICON-ON-INSULATOR (FDSOI) TRANSISTOR DEVICE AND SELF-ALIGNED ACTIVE AREA IN FDSOI BULK EXPOSED REGIONS

FULLY DEPLETED SILICON-ON-INSULATOR (FDSOI) TRANSISTOR DEVICE AND SELF-ALIGNED ACTIVE AREA IN FDSOI BULK EXPOSED REGIONS

by LEI, Lixia, NAYYAR, Neha, LUNING, Scott D, PRITCHARD, David, CIVAY, Deniz E
Year of Publication 12.07.2018

Get full text

Patent

CMOS circuit having a tensile stress layer overlying an NMOS transistor and overlapping a portion of compressive stress layer

CMOS circuit having a tensile stress layer overlying an NMOS transistor and overlapping a portion of compressive stress layer

by VAN MEER JOHANNES, PEI GEN, LUNING SCOTT D
Year of Publication 21.06.2016

Get full text

Patent

Stressed field effect transistor and methods for its fabrication

Stressed field effect transistor and methods for its fabrication

by Waite, Andrew M, Luning, Scott
Year of Publication 03.04.2012

Get full text

Patent

1
2
3
4
5
6
7
8
9
10
11
Next
[15]