Search Results - "LOGAN JOSEPH FRANKLIN" :: K.UTB vyhledávací portál

Implementing pointer and stake model for frame alteration code in a network processor

by Imming, Kerry Christopher, Irish, John David, Logan, Joseph Franklin, Ozguner, Tolga, Siegel, Michael Steven
Year of Publication 01.05.2012

Get full text

Patent

Loading…

Implementing pointer and stake model for frame alteration code in a network processor

by IMMING KERRY CHRISTOPHER, OZGUNER TOLGA, IRISH JOHN DAVID, LOGAN JOSEPH FRANKLIN, SIEGEL MICHAEL STEVEN
Year of Publication 01.05.2012

Get full text

Patent

Loading…

Indicating data buffer by last bit flag

by VERPLANKEN FABRICE JEAN, BASSO CLAUDE, LOGAN JOSEPH FRANKLIN, HEDDES MARCO C, CALVIGNAC JEAN LOUIS
Year of Publication 08.03.2011

Get full text

Patent

Loading…

Indicating data buffer by last bit flag

by Basso, Claude, Calvignac, Jean Louis, Heddes, Marco C, Logan, Joseph Franklin, Verplanken, Fabrice Jean
Year of Publication 08.03.2011

Get full text

Patent

Loading…

HIGH SPEED NETWORK PROCESSOR

by GOETZINGER, WILLIAM, JOHN, VERPLANKEN, FABRICE, HEDDES, MARCO, C, LOGAN, JOSEPH, FRANKLIN, NORGAARD, DAVID, ALAN, CALVIGNAC, JEAN, LOUIS, MIKOS, JAMES, FRANCIS, HANDLOGTEN, GLEN, HOWARD
Year of Publication 05.09.2012

Get full text

Patent

Loading…

Apparatus, method and limited set of messages to transmit data between scheduler and a network processor

by Calvignac, Jean Louis, Heddes, Marco, Logan, Joseph Franklin
Year of Publication 12.12.2006

Get full text

Patent

Loading…

Apparatus, method and limited set of messages to transmit data between scheduler and a network processor

by HEDDES MARCO, LOGAN JOSEPH FRANKLIN, CALVIGNAC JEAN LOUIS
Year of Publication 12.12.2006

Get full text

Patent

Loading…

Indicating last data buffer by last bit flag bit

by Basso, Claude, Calvignac, Jean Louis, Heddes, Marco C, Logan, Joseph Franklin, Verplanken, Fabrice Jean
Year of Publication 01.12.2009

Get full text

Patent

Loading…

Indicating last data buffer by last bit flag bit

by VERPLANKEN FABRICE JEAN, BASSO CLAUDE, LOGAN JOSEPH FRANKLIN, HEDDES MARCO C, CALVIGNAC JEAN LOUIS
Year of Publication 01.12.2009

Get full text

Patent

Loading…

HIGH SPEED NETWORK PROCESSOR

by GOETZINGER, WILLIAM, JOHN, VERPLANKEN, FABRICE, HEDDES, MARCO, C, LOGAN, JOSEPH, FRANKLIN, NORGAARD, DAVID, ALAN, CALVIGNAC, JEAN, LOUIS, MIKOS, JAMES, FRANCIS, HANDLOGTEN, GLEN, HOWARD
Year of Publication 25.07.2012

Get full text

Patent

Loading…

Apparatus, method and limited set of messages to transmit data between components of a network processor

by Calvignac, Jean Louis, Heddes, Marco, Logan, Joseph Franklin
Year of Publication 01.08.2006

Get full text

Patent

Loading…

Apparatus, method and limited set of messages to transmit data between components of a network processor

by HEDDES MARCO, LOGAN JOSEPH FRANKLIN, CALVIGNAC JEAN LOUIS
Year of Publication 01.08.2006

Get full text

Patent

Loading…

SYSTEM METHOD STRUCTURE IN NETWORK PROCESSOR THAT INDICATES LAST DATA BUFFER OF FRAME PACKET BY LAST FLAG BIT THAT IS EITHER IN FIRST OR SECOND POSITION

by VERPLANKEN FABRICE JEAN, BASSO CLAUDE, LOGAN JOSEPH FRANKLIN, HEDDES MARCO C, CALVIGNAC JEAN LOUIS
Year of Publication 11.09.2008

Get full text

Patent

Loading…

SYSTEM METHOD STRUCTURE IN NETWORK PROCESSOR THAT INDICATES LAST DATA BUFFER OF FRAME PACKET BY LAST FLAG BIT THAT IS EITHER IN FIRST OR SECOND POSITION

by VERPLANKEN FABRICE JEAN, BASSO CLAUDE, LOGAN JOSEPH FRANKLIN, HEDDES MARCO C, CALVIGNAC JEAN LOUIS
Year of Publication 04.09.2008

Get full text

Patent

Loading…

System method structure in network processor that indicates last data buffer of frame packet by last flag bit that is either in first or second position

by VERPLANKEN FABRICE JEAN, BASSO CLAUDE, LOGAN JOSEPH FRANKLIN, HEDDES MARCO C, CALVIGNAC JEAN LOUIS
Year of Publication 12.08.2008

Get full text

Patent

Loading…

System method structure in network processor that indicates last data buffer of frame packet by last flag bit that is either in first or second position

by Basso, Claude, Calvignac, Jean Louis, Heddes, Marco C, Logan, Joseph Franklin, Verplanken, Fabrice Jean
Year of Publication 12.08.2008

Get full text

Patent

Loading…

Method, apparatus, and computer program product for implementing pointer and stake model for frame alteration code in a network processor

by IMMING KERRY CHRISTOPHER, OZGUNER TOLGA, IRISH JOHN DAVID, LOGAN JOSEPH FRANKLIN, SIEGEL MICHAEL STEVEN
Year of Publication 12.02.2008

Get full text

Patent

Loading…

Method, apparatus, and computer program product for implementing pointer and stake model for frame alteration code in a network processor

by Imming, Kerry Christopher, Irish, John David, Logan, Joseph Franklin, Ozguner, Tolga, Siegel, Michael Steven
Year of Publication 12.02.2008

Get full text

Patent

Loading…

Systems and methods for implementing counters in a network processor with cost effective memory

by Calvignac, Jean Louis, Chang, Chih-jen, Logan, Joseph Franklin, Verplanken, Fabrice Jean
Year of Publication 06.11.2007

Get full text

Patent

Loading…

Systems and methods for implementing counters in a network processor with cost effective memory

by VERPLANKEN FABRICE JEAN, CHANG CHIH-JEN, LOGAN JOSEPH FRANKLIN, CALVIGNAC JEAN LOUIS
Year of Publication 06.11.2007

Get full text

Patent

Refine Results

Format

Subject Area

Topic

Language

Year of Publication

Database