Circuit gate-level logic simulation method and device, computer equipment and storage medium
LIN YIBO, HUANG RU, ZHANG ZUODONG, JIANG XUN, WANG RUNSHENG, GUO ZIZHENG
Year of Publication 09.01.2024
Get full text
Year of Publication 09.01.2024
Patent
OpenMPL: An Open Source Layout Decomposer
Li, Wei, Ma, Yuzhe, Sun, Qi, Lin, Yibo, Iris Hui-Ru Jiang, Yu, Bei, Pan, David Z
Published in arXiv.org (16.09.2019)
Get full text
Published in arXiv.org (16.09.2019)
Paper
Preparation method of semiconductor structure, semiconductor structure, device and equipment
LIN YIBO, WU HENG, HUANG RU, LU HAORAN, JIANG XUN, SUN JIACHENG, WANG RUNSHENG
Year of Publication 24.05.2024
Get full text
Year of Publication 24.05.2024
Patent