Search Results - "LIBERA, Giovanna Dalla" :: K.UTB vyhledávací portál | TBU Library Retrieval Portal

Engineering of chalcogenide materials for embedded applications of Phase Change Memory

Engineering of chalcogenide materials for embedded applications of Phase Change Memory

by Zuliani, Paola, Palumbo, Elisabetta, Borghi, Massimo, Dalla Libera, Giovanna, Annunziata, Roberto
Published in Solid-state electronics (01.09.2015)

Get full text

Journal Article

Overcoming Temperature Limitations in Phase Change Memories With Optimized GexSbyTez

Overcoming Temperature Limitations in Phase Change Memories With Optimized GexSbyTez

by ZULIANI, Paola, VARESI, Enrico, RAVAZZI, Leonardo, ANNUNZIATA, Roberto, PALUMBO, Elisabetta, BORGHI, Massimo, TORTORELLI, Innocenzo, ERBETTA, Davide, LIBERA, Giovanna Dalla, PESSINA, Nicola, GANDOLFO, Anna, PRELINI, Carlo
Published in IEEE transactions on electron devices (01.12.2013)

Get full text

Journal Article

Overcoming Temperature Limitations in Phase Change Memories With Optimized

Overcoming Temperature Limitations in Phase Change Memories With Optimized

by Zuliani, Paola, Varesi, Enrico, Palumbo, Elisabetta, Borghi, Massimo, Tortorelli, Innocenzo, Erbetta, Davide, Dalla Libera, Giovanna, Pessina, Nicola, Gandolfo, Anna, Prelini, Carlo, Ravazzi, Leonardo, Annunziata, Roberto
Published in IEEE transactions on electron devices (01.12.2013)

Get full text

Journal Article

Non volatile memory structure and corresponding manufacturing process

Non volatile memory structure and corresponding manufacturing process

by DALLA LIBERA, GIOVANNA, PIO, FEDERICO
Year of Publication 04.07.2007

Get full text

Patent

Physical characterization of hot-electron-induced MOSFET degradation through an improved approach to the charge-pumping technique

Physical characterization of hot-electron-induced MOSFET degradation through an improved approach to the charge-pumping technique

by Bergonzoni, C., Libera, G.D.
Published in IEEE transactions on electron devices (01.08.1992)

Get full text

Journal Article

Simplified DPCC process for manufacturing FLOTOX EEPROM non-autoaligned semiconductor memory cells

Simplified DPCC process for manufacturing FLOTOX EEPROM non-autoaligned semiconductor memory cells

by VAJANA, BRUNO, DALLA LIBERA, GIOVANNA
Year of Publication 22.09.2004

Get full text

Patent

Electronic device comprising EEPROM memory cells, HV transistors, and LV transistors with silicided junctions, as well as manufacturing method thereof

Electronic device comprising EEPROM memory cells, HV transistors, and LV transistors with silicided junctions, as well as manufacturing method thereof

by VAJANA, BRUNO, DALLA LIBERA, GIOVANNA, GALBIATI, NADIA, PATELMO, MATTEO
Year of Publication 19.05.2010

Get full text

Patent

Circuit structure with a parasitic transistor having high threshold voltage

Circuit structure with a parasitic transistor having high threshold voltage

by PIO FEDERICO, LIBERA GIOVANNA DALLA
Year of Publication 04.11.2003

Get full text

Patent

Circuit structure with a parasitic transistor having high threshold voltage

Circuit structure with a parasitic transistor having high threshold voltage

by Libera, Giovanna Dalla, Pio, Federico
Year of Publication 04.11.2003

Get full text

Patent

Low resistance contact structure for a select transistor of EEPROM memory cells in a NO-DPCC process

Low resistance contact structure for a select transistor of EEPROM memory cells in a NO-DPCC process

by VAJANA BRUNO, DALLA LIBERA GIOVANNA
Year of Publication 15.04.2003

Get full text

Patent

Low resistance contact structure for a select transistor of EEPROM memory cells in a NO-DPCC process

Low resistance contact structure for a select transistor of EEPROM memory cells in a NO-DPCC process

by Dalla Libera, Giovanna, Vajana, Bruno
Year of Publication 15.04.2003

Get full text

Patent

Simplified DSCP process for manufacturing FLOTOX EEPROM non-autoaligned semiconductor memory cells

Simplified DSCP process for manufacturing FLOTOX EEPROM non-autoaligned semiconductor memory cells

by VAJANA BRUNO, DALLA LIBERA GIOVANNA
Year of Publication 12.11.2002

Get full text

Patent

Simplified DSCP process for manufacturing FLOTOX EEPROM non-autoaligned semiconductor memory cells

Simplified DSCP process for manufacturing FLOTOX EEPROM non-autoaligned semiconductor memory cells

by Dalla Libera, Giovanna, Vajana, Bruno
Year of Publication 12.11.2002

Get full text

Patent

Electronic devices comprising HV transistors and LV transistors, with salicided junctions

Electronic devices comprising HV transistors and LV transistors, with salicided junctions

by VAJANA, BRUNO, DALLA LIBERA, GIOVANNA, GALBIATI, NADIA, PATELMO, MATTEO
Year of Publication 03.06.2009

Get full text

Patent

CELLA EEPROM CON OTTIME PRESTAZIONI DI CORRENTE

CELLA EEPROM CON OTTIME PRESTAZIONI DI CORRENTE

by PATELMO MATTEO, DALLA LIBERA GIOVANNA
Year of Publication 17.06.2002

Get full text

Patent

Electronic devices comprising HV transistors and LV transistors, with salicided junctions

Electronic devices comprising HV transistors and LV transistors, with salicided junctions

by VAJANA, BRUNO, DALLA LIBERA, GIOVANNA, GALBIATI, NADIA, PATELMO, MATTEO
Year of Publication 11.03.2009

Get full text

Patent

Low resistance contact structure for a select transistor of EEPROM memory cells in a NO-DPCC process

Low resistance contact structure for a select transistor of EEPROM memory cells in a NO-DPCC process

by VAJANA BRUNO, LIBERA GIOVANNA DALLA
Year of Publication 23.05.2002

Get full text

Patent

Process for manufacturing memory cells with dimensional control of the floating gate regions

Process for manufacturing memory cells with dimensional control of the floating gate regions

by Vajana, Bruno, Libera, Giovanna Dalla
Year of Publication 30.04.2002

Get full text

Patent

Process for manufacturing memory cells with dimensional control of the floating gate regions

Process for manufacturing memory cells with dimensional control of the floating gate regions

by VAJANA BRUNO, LIBERA GIOVANNA DALLA
Year of Publication 30.04.2002

Get full text

Patent

Method for manufacturing electronic devices and corresponding devices comprising HV transistors and LV transistors with salicided junctions

Method for manufacturing electronic devices and corresponding devices comprising HV transistors and LV transistors with salicided junctions

by VAJANA, BRUNO, DALLA LIBERA, GIOVANNA, GALBIATI, NADIA, PATELMO, MATTEO
Year of Publication 11.02.2009

Get full text

Patent

1
2
3
4
5
6
7
Next
[7]