A 22 nm 15-Core Enterprise Xeon® Processor Family
Rusu, Stefan, Muljono, Harry, Ayers, David, Tam, Simon, Wei Chen, Martin, Aaron, Shenggao Li, Vora, Sujal, Varada, Raj, Wang, Eddie
Published in IEEE journal of solid-state circuits (01.01.2015)
Published in IEEE journal of solid-state circuits (01.01.2015)
Get full text
Journal Article
Clock generation for a 32nm server processor with scalable cores
Shenggao Li, Krishnakumar, A, Helder, E, Nicholson, R, Jia, V
Published in 2011 IEEE International Solid-State Circuits Conference (01.02.2011)
Published in 2011 IEEE International Solid-State Circuits Conference (01.02.2011)
Get full text
Conference Proceeding
Current Mirrors with Tapered Stacked-Gates for Area Saving or Noise Improvement in 3nm FinFET Process
Hsia, Chu-En, Chang, Chin-Ho, Chen, Yung-Shun, Lai, Po-Yu, Jen, Ching Lin, Peng, Yung-Chow, Li, Shenggao
Published in 2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) (16.06.2024)
Published in 2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) (16.06.2024)
Get full text
Conference Proceeding
A Geometric Sufficient Condition for Contact Wrench Feasibility
Li, Shenggao, Chen, Hua, Zhang, Wei, Wensing, Patrick M.
Published in IEEE robotics and automation letters (01.10.2022)
Published in IEEE robotics and automation letters (01.10.2022)
Get full text
Journal Article
Quadruped Robot Hopping on Two Legs
Li, Shenggao, Chen, Hua, Zhang, Wei, Wensing, Patrick M.
Published in 2021 IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS) (27.09.2021)
Published in 2021 IEEE/RSJ International Conference on Intelligent Robots and Systems (IROS) (27.09.2021)
Get full text
Conference Proceeding
Interconnect in the Era of 3DIC
Li, Shenggao, Lin, Mu-Shan, Chen, Wei-Chih, Tsai, Chien-Chun
Published in 2022 IEEE Custom Integrated Circuits Conference (CICC) (01.04.2022)
Published in 2022 IEEE Custom Integrated Circuits Conference (CICC) (01.04.2022)
Get full text
Conference Proceeding
A 0.296pJ/bit 17.9Tb/s/mm2 Die-to-Die Link in 5nm/6nm FinFET on a 9μm-Pitch 3D Package Achieving 10.24Tb/s Bandwidth at 16Gb/s PAM-4
Lin, Mu-Shan, Tsai, Chien-Chun, Li, Shenggao, Huang, Tze-Chiang, Huang, Wen-Hung, Huang, Kate, Chen, Yu-Chi, Liu, Alex, Huang, Yu-Jie, Wang, Jimmy, Yang, Shu-Chun, Cheng, Nai-Chen, Li, Chao-Chieh, Kuo, Hsin-Hung, Chen, Wei-Chih, Wen, C.H., Lin, Kevin, Huang, Po-Yi, Hsieh, Kenny Cheng-Hsiang, Lee, Frank
Published in 2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) (16.06.2024)
Published in 2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) (16.06.2024)
Get full text
Conference Proceeding