Verification of logic core implementation
WOODS DERRICK S, MOORE JASON J, LEAVESLEY, III W. STORY, BRIDGFORD BRENDAN K
Year of Publication 09.10.2012
Get full text
Year of Publication 09.10.2012
Patent
Verification of logic core implementation
Bridgford, Brendan K, Moore, Jason J, Leavesley, III, W. Story, Woods, Derrick S
Year of Publication 09.10.2012
Get full text
Year of Publication 09.10.2012
Patent
Method and apparatus for circuit design closure using partitions
Ochotta, Emil S, Stiehl, William W, Shiflet, Eric M, Leavesley, III, W. Story
Year of Publication 17.11.2009
Get full text
Year of Publication 17.11.2009
Patent
Method and apparatus for circuit design closure using partitions
STIEHL WILLIAM W, SHIFLET ERIC M, LEAVESLEY, III W. STORY, OCHOTTA EMIL S
Year of Publication 17.11.2009
Get full text
Year of Publication 17.11.2009
Patent
Partition-based incremental implementation flow for use with a programmable logic device
Ochotta, Emil S, Stiehl, William W, Shiflet, Eric, Leavesley, III, W. Story
Year of Publication 10.02.2009
Get full text
Year of Publication 10.02.2009
Patent
Partition-based incremental implementation flow for use with a programmable logic device
STIEHL WILLIAM W, SHIFLET ERIC, LEAVESLEY, III W. STORY, OCHOTTA EMIL S
Year of Publication 10.02.2009
Get full text
Year of Publication 10.02.2009
Patent