Module placement with boundary constraints using the sequence-pair representation
Jianbang Lai, Ming-Shiun Lin, Ting-Chi Wang, Wang, L.-C.
Published in Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455) (2001)
Published in Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455) (2001)
Get full text
Conference Proceeding
Structure is construct to road of crossroad department
DU XIAOGE, ZHANG WEIWEI, WANG GUANGSHENG, WANG ZHE, LAI JIANBANG, ZHANG JINCAI
Year of Publication 31.08.2018
Get full text
Year of Publication 31.08.2018
Patent
Power minization in LUT-based FPGA technology mapping
Wang, Zhi-Hong, Liu, En-Cheng, Lai, Jianbang, Wang, Ting-Chi
Published in Proceedings of the 2001 Asia and South Pacific Design Automation Conference (30.01.2001)
Published in Proceedings of the 2001 Asia and South Pacific Design Automation Conference (30.01.2001)
Get full text
Conference Proceeding
Module placement with boundary constraints using the sequence-pair representation
Lai, Jianbang, Lin, Ming-Shiun, Wang, Ting-Chi, Wang, Li-C.
Published in Proceedings of the 2001 Asia and South Pacific Design Automation Conference (30.01.2001)
Published in Proceedings of the 2001 Asia and South Pacific Design Automation Conference (30.01.2001)
Get full text
Conference Proceeding