The oxidation mechanism of low-pressure dry oxidation of nitrides for memory devices
LIU, H.-W, SU, H.-P, LAI, W.-K, CHENG, H.-C
Published in Journal of the Electrochemical Society (01.09.1997)
Published in Journal of the Electrochemical Society (01.09.1997)
Get full text
Journal Article
Investigation of the dosage effect on the activation of arsenic- and boron-implanted low-pressure chemical vapor deposition (LPCVD) amorphous-silicon films
Wang, Fang-Shing, Tsai, Meng-Jin, Lai, Wen-Koi, Cheng, Huang-Chung
Published in Applied surface science (01.02.1996)
Published in Applied surface science (01.02.1996)
Get full text
Journal Article
Conference Proceeding
Integrated circuit layout generation method
Lu, Kuopei, Kuo, Keng-Hua, Ho, Jon-Hsu, Wu, Ze-Ming, Hsieh, Wen-Hsing, Su, Ke-Ying, Su, Ke-Wei, Chang, Lester, Chen, Liang-Yi, Lai, Wen-Koi
Year of Publication 20.02.2024
Get full text
Year of Publication 20.02.2024
Patent
INTEGRATED CIRCUIT LAYOUT GENERATION METHOD
CHANG, Lester, LAI, Wen-Koi, HO, Jon-Hsu, WU, Ze-Ming, LU, KuoPei, SU, Ke-Wei, HSIEH, Wen-Hsing, SU, Ke-Ying, KUO, Keng-Hua, CHEN, Liang-Yi
Year of Publication 16.05.2024
Get full text
Year of Publication 16.05.2024
Patent
Integrated circuit layout generation method and system
Lu, KuoPei, Kuo, Keng-Hua, Ho, Jon-Hsu, Wu, Ze-Ming, Hsieh, Wen-Hsing, Su, Ke-Ying, Su, Ke-Wei, Chang, Lester, Chen, Liang-Yi, Lai, Wen-Koi
Year of Publication 19.07.2022
Get full text
Year of Publication 19.07.2022
Patent
INTEGRATED CIRCUIT LAYOUT GENERATION METHOD
CHANG, Lester, LAI, Wen-Koi, HO, Jon-Hsu, WU, Ze-Ming, LU, KuoPei, SU, Ke-Wei, HSIEH, Wen-Hsing, SU, Ke-Ying, KUO, Keng-Hua, CHEN, Liang-Yi
Year of Publication 27.10.2022
Get full text
Year of Publication 27.10.2022
Patent
Integrated circuit modeling methods and systems
Lu, KuoPei, Kuo, Keng-Hua, Ho, Jon-Hsu, Wu, Ze-Ming, Hsieh, Wen-Hsing, Su, Ke-Ying, Su, Ke-Wei, Chang, Lester, Chen, Liang-Yi, Lai, Wen-Koi
Year of Publication 24.11.2020
Get full text
Year of Publication 24.11.2020
Patent
Suppression of boron penetration for p(+) stacked poly-Sigates by using inductively coupled N(2) plasma treatment
Cheng, Huang-Chung, Lai, Wen-Koi, Hwang, Chuan-Chou, Juang, Miin-Horng, Chu, Shu-Ching, Liu, Tzeng-Feng
Published in IEEE electron device letters (01.10.1999)
Published in IEEE electron device letters (01.10.1999)
Get full text
Journal Article
Suppression of boron penetration for p/sup +/ stacked poly-Si gates by using inductively coupled N 2 plasma treatment
Huang-Chung Cheng, Wen-Koi Lai, Chuan-Chou Hwang, Miin-Horng Juang, Shu-Ching Chu, Tzeng-Feng Liu
Published in IEEE electron device letters (01.10.1999)
Published in IEEE electron device letters (01.10.1999)
Get full text
Journal Article
INTEGRATED CIRCUIT LAYOUT GENERATION METHOD AND SYSTEM
CHANG, Lester, LAI, Wen-Koi, HO, Jon-Hsu, WU, Ze-Ming, LU, KuoPei, SU, Ke-Wei, HSIEH, Wen-Hsing, SU, Ke-Ying, KUO, Keng-Hua, CHEN, Liang-Yi
Year of Publication 11.03.2021
Get full text
Year of Publication 11.03.2021
Patent
Suppression of boron penetration for p super(+) stacked poly-Si gates by using inductively coupled N sub(2) plasma treatment
Cheng, Huang-Chung, Lai, Wen-Koi, Hwang, Chuan-Chou, Juang, Miin-Horng, Chu, Shu-Ching, Liu, Tzeng-Feng
Published in IEEE electron device letters (01.01.1999)
Published in IEEE electron device letters (01.01.1999)
Get full text
Journal Article
Materials science communication effects of rca clean-up procedures on the formation of roughened poly-si electrodes for high-density drams' capacitors
Liu, Han-Wen, Lai, Wen-Koi, Yu, Swei-Yang, Huang, Stewart C., Cheng, Huang-Chung
Published in Materials chemistry and physics (01.11.1997)
Published in Materials chemistry and physics (01.11.1997)
Get full text
Journal Article
INTEGRATED CIRCUIT MODELING METHODS AND SYSTEMS
CHANG, Lester, LAI, Wen-Koi, HO, Jon-Hsu, WU, Ze-Ming, LU, KuoPei, SU, Ke-Wei, HSIEH, Wen-Hsing, SU, Ke-Ying, KUO, Keng-Hua, CHEN, Liang-Yi
Year of Publication 07.11.2019
Get full text
Year of Publication 07.11.2019
Patent
Effects of CoSi2 on p+ polysilicon gates fabricated by BF2+ implantation into CoSi/amorphous Si bilayers
CHENG, H.-C, LAI, W.-K, LIU, H.-W, JUANG, M.-H
Published in Journal of the Electrochemical Society (01.10.1998)
Published in Journal of the Electrochemical Society (01.10.1998)
Get full text
Journal Article
Integrated circuit layout generation method and system
KUO, KENG HUA, LU, KUO PEI, HO, JON HSU, SU, KE WEI, CHEN, LIANG YI, CHANG, LESTER, SU, KEYING, LAI, WEN KOI, WU, ZE MING, HSIEH, WEN HSING
Year of Publication 01.07.2021
Get full text
Year of Publication 01.07.2021
Patent
Integrated circuit layout generation method and system
HSIEH, WEN-HSING, WU, ZE-MING, CHANG, LESTER XIU-ZHUANG, SU, KE-WEI, CHEN, LIANG-YI, LU, KUO-PEI, LAI, WEN-KOI, KUO, KENG-HUA, HO, JON-HSU, SU, KE-YING
Year of Publication 01.02.2020
Get full text
Year of Publication 01.02.2020
Patent