A 1.6-Gb/s/pin double data rate SDRAM with wave-pipelined CAS latency control
LEE, Sang-Bo, JANG, Seong-Jin, KWAK, Jin-Seok, HWANG, Sang-Jun, JUN, Young-Hyun, CHO, Soo-In, LEE, Chil-Gee
Published in IEEE journal of solid-state circuits (01.01.2005)
Published in IEEE journal of solid-state circuits (01.01.2005)
Get full text
Journal Article
Conference Proceeding
APPARATUS FOR MANUFACTURING PHENOLIC FOAM INSULATOR FOR PIPE
KWAK, JIN SEOK, LEE, EUNG KEE, KIM, JI MUN, CHOI, CHUL JUNE, JI, SEUNG WOOK, KIM, MYEONG HEE, JEON, BYUNG JOO
Year of Publication 08.08.2016
Get full text
Year of Publication 08.08.2016
Patent
SEMICONDUCTOR MEMORY DEVICE FOR IMPROVING SENSING EFFICIENCY OF BIT LINE SENSE AMPLIFIER
CHANG, SOO BONG, KWAK, JIN SEOK, KIM, JOUNG YEAL, JANG, SEONG JIN, SHIN, DONG HAK
Year of Publication 09.09.2011
Get full text
Year of Publication 09.09.2011
Patent