Suggestion of Potential Stent Design Parameters to Reduce Restenosis Risk driven by Foreshortening or Dogboning due to Non-uniform Balloon-Stent Expansion
Lim, Dohyung, Cho, Seung-Kwan, Park, Won-Pil, Kristensson, Anders, Ko, Jai-Young, Al-Hassani, S. T. S., Kim, Han-Sung
Published in Annals of biomedical engineering (01.07.2008)
Published in Annals of biomedical engineering (01.07.2008)
Get full text
Journal Article
A 3 Watt 39.8-44.6 Gb/s Dual-Mode SFI5.2 SerDes Chip Set in 65 nm CMOS
Nedovic, N, Kristensson, A, Parikh, S, Reddy, S, McLeod, S, Tzartzanis, N, Kanda, K, Yamamoto, T, Matsubara, S, Kibune, M, Doi, Y, Ide, S, Tsunoda, Y, Yamabana, T, Shibasaki, T, Tomita, Y, Hamada, T, Sugawara, M, Ikeuchi, T, Kuwata, N, Tamura, H, Ogawa, J, Walker, W
Published in IEEE journal of solid-state circuits (01.10.2010)
Published in IEEE journal of solid-state circuits (01.10.2010)
Get full text
Journal Article
Conference Proceeding
A Single-40 Gb/s Dual-20 Gb/s Serializer IC With SFI-5.2 Interface in 65 nm CMOS
Kanda, K., Tamura, H., Yamamoto, T., Matsubara, S., Kibune, M., Doi, Y., Shibasaki, T., Tzartzanis, N., Kristensson, A., Parikh, S., Ide, S., Tsunoda, Y., Yamabana, T., Sugawara, M., Kuwata, N., Ikeuchi, T., Ogawa, J., Walker, W.W.
Published in IEEE journal of solid-state circuits (01.12.2009)
Published in IEEE journal of solid-state circuits (01.12.2009)
Get full text
Journal Article
A single-40Gb/s dual-20Gb/s serializer IC with SFI-5.2 interface in 65nm CMOS
Kanda, K., Tamura, H., Yamamoto, T., Matsubara, S., Kibune, M., Doi, Y., Shibasaki, T., Tzartzanis, N., Kristensson, A., Parikh, S., Ide, S., Tsunoda, Y., Yamabana, T., Sugawara, M., Kuwata, N., Ikeuchi, T., Ogawa, J., Walker, B.
Published in 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers (01.02.2009)
Published in 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers (01.02.2009)
Get full text
Conference Proceeding
A 2 × 22Gb/s SFI5.2 CDR/deserializer in 65nm CMOS technology
Nedovic, Nikola, Parikh, Samir, Kristensson, Anders, Tzartzanis, Nestoras, Walker, William, Reddy, Subodh, Tamura, Hirotaka, McLeod, Scott, Yamamoto, Takuji, Doi, Yoshiyasu, Ogawa, Junji, Kibune, Masaya, Shibasaki, Takayuki, Hamada, Takayuki, Tomita, Yasumoto, Ikeuchi, Tadashi, Kuwata, Naoki
Published in 2009 Symposium on VLSI Circuits (01.06.2009)
Get full text
Published in 2009 Symposium on VLSI Circuits (01.06.2009)
Conference Proceeding
Clock and data recovery (CDR) using phase interpolation
KRISTENSSON H. ANDERS, WALKER WILLIAM W, TZARTZANIS NESTOR, NEDOVIC NIKOLA
Year of Publication 06.05.2014
Get full text
Year of Publication 06.05.2014
Patent
Generating multiple clock phases
KRISTENSSON H. ANDERS, TZARTZANIS NESTOR, WALKER WILLIAM W, NEDOVIC NIKOLA
Year of Publication 15.11.2011
Get full text
Year of Publication 15.11.2011
Patent
Generating multiple clock phases
Kristensson, H. Anders, Tzartzanis, Nestor, Nedovic, Nikola, Walker, William W
Year of Publication 15.11.2011
Get full text
Year of Publication 15.11.2011
Patent
Generating Multiple Clock Phases
KRISTENSSON H. ANDERS, TZARTZANIS NESTOR, WALKER WILLIAM W, NEDOVIC NIKOLA
Year of Publication 15.04.2010
Get full text
Year of Publication 15.04.2010
Patent
Clock and Data Recovery (CDR) Using Phase Interpolation
KRISTENSSON H. ANDERS, WALKER WILLIAM W, TZARTZANIS NESTOR, NEDOVIC NIKOLA
Year of Publication 15.04.2010
Get full text
Year of Publication 15.04.2010
Patent