Clustering technique to reduce chip area and delay for FPGA
Kobata, Masaki, Iida, Masahiro, Sueyoshi, Toshinori
Published in Electronics & Communications in Japan. Part 2, Electronics (01.06.2007)
Published in Electronics & Communications in Japan. Part 2, Electronics (01.06.2007)
Get full text
Journal Article