Dual-[Formula Omitted] Buffer Insertion for Power Reduction
King Ho Tam, King Ho Tam, Yu Hu, Yu Hu, Lei He, Lei He, Tom Tong Jing, Tom Tong Jing, Xinyi Zhang, Xinyi Zhang
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01.08.2008)
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01.08.2008)
Get full text
Journal Article
Criticality-dependency-aware timing characterization and analysis
Yu-Ming Yang, King Ho Tam, Jiang, Iris Hui-Ru
Published in 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC) (01.06.2015)
Published in 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC) (01.06.2015)
Get full text
Conference Proceeding
A comprehensive solution for BEOL variation characterization and modeling
Chiang, Katherine, Jun-Fu Huang, Tai-Yu Cheng, Cheng Hsiao, Joshua Sun, Chun Cheng, Kuo-Pei Lu, Ke-Wei Su, Chung-Kai Lin, Kevin Chen, King-Ho Tam, Te-Yu Liu, Ke-Ying Su, Min-Chie Jeng
Published in 2016 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD) (01.09.2016)
Published in 2016 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD) (01.09.2016)
Get full text
Conference Proceeding
A 7-nm 4-GHz Arm¹-Core-Based CoWoS¹ Chiplet Design for High-Performance Computing
Lin, Mu-Shan, Huang, Tze-Chiang, Tsai, Chien-Chun, Tam, King-Ho, Hsieh, Kenny Cheng-Hsiang, Chen, Ching-Fang, Huang, Wen-Hung, Hu, Chi-Wei, Chen, Yu-Chi, Goel, Sandeep Kumar, Fu, Chin-Ming, Rusu, Stefan, Li, Chao-Chieh, Yang, Sheng-Yao, Wong, Mei, Yang, Shu-Chun, Lee, Frank
Published in IEEE journal of solid-state circuits (01.04.2020)
Published in IEEE journal of solid-state circuits (01.04.2020)
Get full text
Journal Article
A 7nm 4GHz Arm®-core-based CoWoS® Chiplet Design for High Performance Computing
Lin, Mu-Shan, Huang, Tze-Chiang, Tsai, Chien-Chun, Tam, King-Ho, Hsieh, Cheng-Hsiang, Chen, Tom, Huang, Wen-Hung, Hu, Jack, Chen, Yu-Chi, Goel, Sandeep Kumar, Fu, Chin-Ming, Rusu, Stefan, Li, Chao-Chieh, Yang, Sheng-Yao, Wong, Mei, Yang, Shu-Chun, Lee, Frank
Published in 2019 Symposium on VLSI Circuits (01.06.2019)
Published in 2019 Symposium on VLSI Circuits (01.06.2019)
Get full text
Conference Proceeding
A 7-nm 4-GHz Arm^1-Core-Based CoWoS^1 Chiplet Design for High-Performance Computing
Lin, Mu-Shan, Goel, Sandeep Kumar, Fu, Chin-Ming, Rusu, Stefan, Li, Chao-Chieh, Yang, Sheng-Yao, Wong, Mei, Yang, Shu-Chun, Lee, Frank, Huang, Tze-Chiang, Tsai, Chien-Chun, Tam, King-Ho, Hsieh, Kenny Cheng-Hsiang, Chen, Ching-Fang, Huang, Wen-Hung, Hu, Chi-Wei, Chen, Yu-Chi
Published in IEEE journal of solid-state circuits (26.02.2020)
Published in IEEE journal of solid-state circuits (26.02.2020)
Get full text
Journal Article
An On-Chip Current-Sink-Free Adaptive-Timing Power Impedance Measurement (PIM) Unit for 3D-IC in 5nm FinFET Technology
Lu, Tsung-Che, Fu, Chin-Ming, Wang, Wei-Hsiang, Kuo, Fred, Chang, Chih-Hsien, Hsieh, Kenny, Tam, King-Ho, Huang, Tze-Chiang, Chen, Tom, Wong, Mei, Changchien, Wei-Pin, Lee, Frank
Published in 2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) (16.06.2024)
Published in 2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) (16.06.2024)
Get full text
Conference Proceeding
Simultaneous Buffer Insertion and Wire Sizing Considering Systematic CMP Variation and Random $L_{\rm eff}$ Variation
He, Lei, Kahng, Andrew B., Tam, King Ho, Xiong, Jinjun
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01.05.2007)
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01.05.2007)
Get full text
Journal Article
Dual- V Buffer Insertion for Power Reduction
King Ho Tam, Yu Hu, Lei He, Tom Tong Jing, Xinyi Zhang
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01.08.2008)
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01.08.2008)
Get full text
Journal Article
Challenges in gate level modeling for delay and SI at 65nm and below
Keller, Igor, Tam, King Ho, Kariat, Vinod
Published in 2008 45th ACM/IEEE Design Automation Conference (08.06.2008)
Published in 2008 45th ACM/IEEE Design Automation Conference (08.06.2008)
Get full text
Conference Proceeding