A 7-nm Compute-in-Memory SRAM Macro Supporting Multi-Bit Input, Weight and Output and Achieving 351 TOPS/W and 372.4 GOPS
Sinangil, Mahmut E., Erbagci, Burak, Naous, Rawan, Akarvardar, Kerem, Sun, Dar, Khwa, Win-San, Liao, Hung-Jen, Wang, Yih, Chang, Jonathan
Published in IEEE journal of solid-state circuits (01.01.2021)
Published in IEEE journal of solid-state circuits (01.01.2021)
Get full text
Journal Article
A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors
Si, Xin, Chang, Meng-Fan, Khwa, Win-San, Chen, Jia-Jing, Li, Jia-Fang, Sun, Xiaoyu, Liu, Rui, Yu, Shimeng, Yamauchi, Hiroyuki, Li, Qiang
Published in IEEE transactions on circuits and systems. I, Regular papers (01.11.2019)
Published in IEEE transactions on circuits and systems. I, Regular papers (01.11.2019)
Get full text
Journal Article
A 40-nm 118.44-TOPS/W Voltage-Sensing Compute-in-Memory RRAM Macro With Write Verification and Multi-Bit Encoding
Yoon, Jong-Hyeok, Chang, Muya, Khwa, Win-San, Chih, Yu-Der, Chang, Meng-Fan, Raychowdhury, Arijit
Published in IEEE journal of solid-state circuits (01.03.2022)
Published in IEEE journal of solid-state circuits (01.03.2022)
Get full text
Journal Article
A 40-nm, 64-Kb, 56.67 TOPS/W Voltage-Sensing Computing-In-Memory/Digital RRAM Macro Supporting Iterative Write With Verification and Online Read-Disturb Detection
Yoon, Jong-Hyeok, Chang, Muya, Khwa, Win-San, Chih, Yu-Der, Chang, Meng-Fan, Raychowdhury, Arijit
Published in IEEE journal of solid-state circuits (01.01.2022)
Published in IEEE journal of solid-state circuits (01.01.2022)
Get full text
Journal Article
SAPIENS: A 64-kb RRAM-Based Non-Volatile Associative Memory for One-Shot Learning and Inference at the Edge
Li, Haitong, Chen, Wei-Chen, Levy, Akash, Wang, Ching-Hua, Wang, Hongjie, Chen, Po-Han, Wan, Weier, Khwa, Win-San, Chuang, Harry, Chih, Y.-D., Chang, Meng-Fan, Wong, H.-S. Philip, Raina, Priyanka
Published in IEEE transactions on electron devices (01.12.2021)
Published in IEEE transactions on electron devices (01.12.2021)
Get full text
Journal Article
CHIMERA: A 0.92-TOPS, 2.2-TOPS/W Edge AI Accelerator With 2-MByte On-Chip Foundry Resistive RAM for Efficient Training and Inference
Prabhu, Kartik, Gural, Albert, Khan, Zainab F., Radway, Robert M., Giordano, Massimo, Koul, Kalhan, Doshi, Rohan, Kustin, John W., Liu, Timothy, Lopes, Gregorio B., Turbiner, Victor, Khwa, Win-San, Chih, Yu-Der, Chang, Meng-Fan, Lallement, Guenole, Murmann, Boris, Mitra, Subhasish, Raina, Priyanka
Published in IEEE journal of solid-state circuits (01.04.2022)
Published in IEEE journal of solid-state circuits (01.04.2022)
Get full text
Journal Article
A Heterogeneous RRAM In-Memory and SRAM Near-Memory SoC for Fused Frame and Event-Based Target Identification and Tracking
Lele, Ashwin Sanjay, Chang, Muya, Spetalnick, Samuel D., Crafton, Brian, Konno, Shota, Wan, Zishen, Bhat, Ashwin, Khwa, Win-San, Chih, Yu-Der, Chang, Meng-Fan, Raychowdhury, Arijit
Published in IEEE journal of solid-state circuits (01.01.2024)
Published in IEEE journal of solid-state circuits (01.01.2024)
Get full text
Journal Article
EMBER: Efficient Multiple-Bits-Per-Cell Embedded RRAM Macro for High-Density Digital Storage
Levy, Akash, Upton, Luke R., Scott, Michael D., Rich, Dennis, Khwa, Win-San, Chih, Yu-Der, Chang, Meng-Fan, Mitra, Subhasish, Murmann, Boris, Raina, Priyanka
Published in IEEE journal of solid-state circuits (01.07.2024)
Published in IEEE journal of solid-state circuits (01.07.2024)
Get full text
Journal Article
A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3ns and 55.8TOPS/W fully parallel product-sum operation for binary DNN edge processors
Win-San Khwa, Jia-Jing Chen, Jia-Fang Li, Xin Si, En-Yu Yang, Xiaoyu Sun, Rui Liu, Pai-Yu Chen, Qiang Li, Shimeng Yu, Meng-Fan Chang
Published in 2018 IEEE International Solid - State Circuits Conference - (ISSCC) (01.02.2018)
Published in 2018 IEEE International Solid - State Circuits Conference - (ISSCC) (01.02.2018)
Get full text
Conference Proceeding
Design of Nonvolatile SRAM with Ferroelectric FETs for Energy-Efficient Backup and Restore
Xueqing Li, Kaisheng Ma, George, Sumitha, Win-San Khwa, Sampson, John, Gupta, Sumeet, Yongpan Liu, Meng-Fan Chang, Datta, Suman, Narayanan, Vijaykrishnan
Published in IEEE transactions on electron devices (01.07.2017)
Published in IEEE transactions on electron devices (01.07.2017)
Get full text
Journal Article
8-b Precision 8-Mb ReRAM Compute-in-Memory Macro Using Direct-Current-Free Time-Domain Readout Scheme for AI Edge Devices
Hung, Je-Min, Wen, Tai-Hao, Huang, Yen-Hsiang, Huang, Sheng-Po, Chang, Fu-Chun, Su, Chin-I, Khwa, Win-San, Lo, Chung-Chuan, Liu, Ren-Shuo, Hsieh, Chih-Cheng, Tang, Kea-Tiong, Chih, Yu-Der, Chang, Tsung-Yung Jonathan, Chang, Meng-Fan
Published in IEEE journal of solid-state circuits (01.01.2023)
Published in IEEE journal of solid-state circuits (01.01.2023)
Get full text
Journal Article
An 8b-Precision 8-Mb STT-MRAM Near-Memory-Compute Macro Using Weight-Feature and Input-Sparsity Aware Schemes for Energy-Efficient Edge AI Devices
You, De-Qi, Chiu, Yen-Cheng, Khwa, Win-San, Li, Chung-Yuan, Hsieh, Fang-Ling, Chien, Yu-An, Lo, Chung-Chuan, Liu, Ren-Shuo, Hsieh, Chi-Cheng, Tang, Kea-Tiong, Chih, Yu-Der, Chang, Tsung-Yung Jonathan, Chang, Meng-Fan
Published in IEEE journal of solid-state circuits (01.01.2024)
Published in IEEE journal of solid-state circuits (01.01.2024)
Get full text
Journal Article
A Nonvolatile AI-Edge Processor With SLC-MLC Hybrid ReRAM Compute-in-Memory Macro Using Current-Voltage-Hybrid Readout Scheme
Hsu, Hung-Hsi, Wen, Tai-Hao, Huang, Wei-Hsing, Khwa, Win-San, Lo, Yun-Chen, Jhang, Chuan-Jia, Chin, Yu-Hsiang, Chen, Yu-Chiao, Lo, Chung-Chuan, Liu, Ren-Shuo, Tang, Kea-Tiong, Hsieh, Chih-Cheng, Chih, Yu-Der, Chang, Tsung-Yung Jonathan, Chang, Meng-Fan
Published in IEEE journal of solid-state circuits (01.01.2024)
Published in IEEE journal of solid-state circuits (01.01.2024)
Get full text
Journal Article
Fusion of memristor and digital compute-in-memory processing for energy-efficient edge computing
Wen, Tai-Hao, Hung, Je-Min, Huang, Wei-Hsing, Jhang, Chuan-Jia, Lo, Yun-Chen, Hsu, Hung-Hsi, Ke, Zhao-En, Chen, Yu-Chiao, Chin, Yu-Hsiang, Su, Chin-I, Khwa, Win-San, Lo, Chung-Chuan, Liu, Ren-Shuo, Hsieh, Chih-Cheng, Tang, Kea-Tiong, Ho, Mon-Shu, Chou, Chung-Cheng, Chih, Yu-Der, Chang, Tsung-Yung Jonathan, Chang, Meng-Fan
Published in Science (American Association for the Advancement of Science) (19.04.2024)
Published in Science (American Association for the Advancement of Science) (19.04.2024)
Get full text
Journal Article
A Fully-Integrated Energy-Scalable Transformer Accelerator Supporting Adaptive Model Configuration and Word Elimination for Language Understanding on Edge Devices
Ji, Zexi, Wang, Hanrui, Wang, Miaorong, Khwa, Win-San, Chang, Meng-Fan, Han, Song, Chandrakasan, Anantha P.
Published in 2023 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED) (07.08.2023)
Published in 2023 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED) (07.08.2023)
Get full text
Conference Proceeding
30.1 A 40nm VLIW Edge Accelerator with 5MB of 0.256pJ/b RRAM and a Localization Solver for Bristle Robot Surveillance
Spetalnick, Samuel D., Lele, Ashwin Sanjay, Crafton, Brian, Chang, Muya, Ryu, Sigang, Yoon, Jong-Hyeok, Hao, Zhijian, Ansari, Azadeh, Khwa, Win-San, Chih, Yu-Der, Chang, Meng-Fan, Raychowdhury, Arijit
Published in 2024 IEEE International Solid-State Circuits Conference (ISSCC) (18.02.2024)
Published in 2024 IEEE International Solid-State Circuits Conference (ISSCC) (18.02.2024)
Get full text
Conference Proceeding
A 40-nm Compute-in-Memory Macro With RRAM Addressing IR Drop and Off-State Current
Spetalnick, Samuel D., Chang, Muya, Konno, Shota, Crafton, Brian, Lele, Ashwin Sanjay, Khwa, Win-San, Chih, Yu-Der, Chang, Meng-Fan, Raychowdhury, Arijit
Published in IEEE solid-state circuits letters (2024)
Published in IEEE solid-state circuits letters (2024)
Get full text
Journal Article
A Nonvolatile Al-Edge Processor with 4MB SLC-MLC Hybrid-Mode ReRAM Compute-in-Memory Macro and 51.4-251TOPS/W
Huang, Wei-Hsing, Wen, Tai-Hao, Hung, Je-Min, Khwa, Win-San, Lo, Yun-Chen, Jhang, Chuan-Jia, Hsu, Huna-Hsi, Chin, Yu-Hsiana, Chen, Yu-Chiao, Lo, Chuna-Chuan, Liu, Ren-Shuo, Tang, Kea-Tiong, Hsieh, Chih-Cheng, Chih, Yu-Der, Chang, Tsung-Yung, Chang, Meng-Fan
Published in 2023 IEEE International Solid- State Circuits Conference (ISSCC) (19.02.2023)
Published in 2023 IEEE International Solid- State Circuits Conference (ISSCC) (19.02.2023)
Get full text
Conference Proceeding
A 73.53TOPS/W 14.74TOPS Heterogeneous RRAM In-Memory and SRAM Near-Memory SoC for Hybrid Frame and Event-Based Target Tracking
Chang, Muya, Lele, Ashwin Sanjay, Spetalnick, Samuel D., Crafton, Brian, Konno, Shota, Wan, Zishen, Bhat, Ashwin, Khwa, Win-San, Chih, Yu-Der, Chang, Meng-Fan, Raychowdhury, Arijit
Published in 2023 IEEE International Solid- State Circuits Conference (ISSCC) (19.02.2023)
Published in 2023 IEEE International Solid- State Circuits Conference (ISSCC) (19.02.2023)
Get full text
Conference Proceeding
34.8 A 22nm 16Mb Floating-Point ReRAM Compute-in-Memory Macro with 31.2TFLOPS/W for AI Edge Devices
Wen, Tai-Hao, Hsu, Hung-Hsi, Khwa, Win-San, Huang, Wei-Hsing, Ke, Zhao-En, Chin, Yu-Hsiang, Wen, Hua-Jin, Chang, Yu-Chen, Hsu, Wei-Ting, Lo, Chung-Chuan, Liu, Ren-Shuo, Hsieh, Chih-Cheng, Tang, Kea-Tiong, Teng, Shih-Hsin, Chou, Chung-Cheng, Chih, Yu-Der, Chang, Tsung-Yung Jonathan, Chang, Meng-Fan
Published in 2024 IEEE International Solid-State Circuits Conference (ISSCC) (18.02.2024)
Published in 2024 IEEE International Solid-State Circuits Conference (ISSCC) (18.02.2024)
Get full text
Conference Proceeding