Showing
1 - 20
results of
83
for search '
"KESER, LIZABETH, ANN"
'
Skip to content
Portal K.UTB
Čeština
Login
TBU Catalog
e-resources
E-THESES
All Fields
Title
Author
Subject
Find
Advanced Search
Search Results - "KESER, LIZABETH, ANN"
Showing
1 - 20
results of
83
for search '
"KESER, LIZABETH, ANN"
'
, query time: 1.25s
Refine Results
Sort
Relevance
Date Descending
Date Ascending
1
Loading…
인터커넥트 구조체를 갖는 3D 컴포넌트를 내장하기 위한 시스템, 장치, 및 방법
by
RAE DAVID FRASER
,
ALVARADO REYNANTE TAMUNAN
,
KESER LIZABETH ANN
Year of Publication
30.01.2018
Get full text
Patent
Save to List
Saved in:
2
Loading…
SEMICONDUCTOR DEVICE COMPRISING MOLDING LAYER FOR TOP SIDE AND SIDEWALL PROTECTION
by
KESER
,
Lizabeth Ann
,
ALVARADO, Reynante Tamunan
,
XU, Jianwen
Year of Publication
01.07.2020
Get full text
Patent
Save to List
Saved in:
3
Loading…
PACKAGE ON PACKAGE (POP) DEVICE COMPRISING SOLDER CONNECTIONS BETWEEN INTEGRATED CIRCUIT DEVICE PACKAGES
by
RAE, David, Fraser
,
KESER
,
Lizabeth
,
Ann
Year of Publication
28.02.2018
Get full text
Patent
Save to List
Saved in:
4
Loading…
Semiconductor package interconnect
by
Keser Lizabeth Ann
,
Alvarado Reynante Tamunan
Year of Publication
31.10.2017
Get full text
Patent
Save to List
Saved in:
5
Loading…
SEMICONDUCTOR PACKAGE INTERCONNECT
by
KESER
,
Lizabeth Ann
,
ALVARADO, Reynante Tamunan
Year of Publication
23.03.2017
Get full text
Patent
Save to List
Saved in:
6
Loading…
Package on package (POP) device comprising solder connections between integrated circuit device packages
by
Keser Lizabeth Ann
,
Rae David Fraser
Year of Publication
21.03.2017
Get full text
Patent
Save to List
Saved in:
7
Loading…
SEMICONDUCTOR PACKAGE INTERCONNECT
by
KESER Lizabeth Ann
,
ALVARADO Reynante Tamunan
Year of Publication
16.03.2017
Get full text
Patent
Save to List
Saved in:
8
Loading…
System, apparatus, and method for embedding a 3D component with an interconnect structure
by
Keser
,
Lizabeth Ann
,
Rae, David Fraser
,
Alvarado, Reynante Tamunan
Year of Publication
25.12.2018
Get full text
Patent
Save to List
Saved in:
9
Loading…
Semiconductor device comprising mold for top side and sidewall protection
by
Keser
,
Lizabeth Ann
,
Xu, Jianwen
,
Alvarado, Reynante Tamunan
Year of Publication
27.11.2018
Get full text
Patent
Save to List
Saved in:
10
Loading…
PACKAGE ON PACKAGE (POP) DEVICE COMPRISING SOLDER CONNECTIONS BETWEEN INTEGRATED CIRCUIT DEVICE PACKAGES
by
Keser Lizabeth Ann
,
Rae David Fraser
Year of Publication
27.10.2016
Get full text
Patent
Save to List
Saved in:
11
Loading…
PACKAGE ON PACKAGE (POP) DEVICE COMPRISING SOLDER CONNECTIONS BETWEEN INTEGRATED CIRCUIT DEVICE PACKAGES
by
RAE, David, Fraser
,
KESER
,
Lizabeth
,
Ann
Year of Publication
27.10.2016
Get full text
Patent
Save to List
Saved in:
12
Loading…
System, apparatus, and method for embedding a device in a faceup workpiece
by
Keser
,
Lizabeth Ann
,
Rae, David Fraser
,
Alvarado, Reynante Tamunan
Year of Publication
29.05.2018
Get full text
Patent
Save to List
Saved in:
13
Loading…
SYSTEM, APPARATUS, AND METHOD FOR EMBEDDING A 3D COMPONENT WITH AN INTERCONNECT STRUCTURE
by
KESER
,
Lizabeth Ann
,
RAE, David Fraser
,
ALVARADO, Reynante Tamunan
Year of Publication
28.03.2018
Get full text
Patent
Save to List
Saved in:
14
Loading…
SYSTEM, APPARATUS, AND METHOD FOR EMBEDDING A 3D COMPONENT WITH AN INTERCONNECT STRUCTURE
by
KESER
,
Lizabeth Ann
,
RAE, David Fraser
,
ALVARADO, Reynante Tamunan
Year of Publication
28.12.2017
Get full text
Patent
Save to List
Saved in:
15
Loading…
Semiconductor device comprising mold for top side and sidewall protection
by
ALVARADO REYNANTE TAMUNAN
,
J.XU
,
KESER LIZABETH ANN
Year of Publication
06.01.2016
Get full text
Patent
Save to List
Saved in:
16
Loading…
Planar fan-out wafer level packaging
by
Keser Lizabeth Ann
,
Rae David Fraser
,
Alvarado Reynante Tamunan
Year of Publication
31.10.2017
Get full text
Patent
Save to List
Saved in:
17
Loading…
PLANAR FAN-OUT WAFER LEVEL PACKAGING
by
KESER Lizabeth Ann
,
ALVARADO Reynante Tamunan
,
RAE David Fraser
Year of Publication
21.09.2017
Get full text
Patent
Save to List
Saved in:
18
Loading…
Low profile integrated circuit (IC) package comprising a plurality of dies
by
Gupta Piyush
,
Keser Lizabeth Ann
,
Rae David Fraser
Year of Publication
13.06.2017
Get full text
Patent
Save to List
Saved in:
19
Loading…
INTEGRATED DEVICE COMPRISING WIRES AS VIAS IN AN ENCAPSULATION LAYER
by
KESER
,
Lizabeth Ann
,
BEZUK, Steve Joseph
,
ALVARADO, Reynante Tamunan
Year of Publication
15.03.2017
Get full text
Patent
Save to List
Saved in:
20
Loading…
LOW PROFILE INTEGRATED CIRCUIT (IC) PACKAGE COMPRISING A PLURALITY OF DIES
by
Gupta Piyush
,
Keser Lizabeth Ann
,
Rae David Fraser
Year of Publication
22.12.2016
Get full text
Patent
Save to List
Saved in:
1
2
3
4
5
Next
[5]
RSS Feed
Email Search
Save Search
Search History
Back
Refine Results
Page will reload when a filter is selected or excluded.
Limit to articles from scholarly journals
Limit to articles with full text available
Limit to Open Access content
Exclude newspaper articles
Include articles at other libraries
Expand results using synonyms
Format
Patent
83 results
83
Subject Area
chemistry
78 results
78
medicine
78 results
78
sciences
78 results
78
Topic
basic electric elements
72 results
72
electric solid state devices not otherwise provided for
72 results
72
electricity
72 results
72
semiconductor devices
72 results
72
cladding or plating by soldering or welding
9 results
9
cutting by applying heat locally, e.g. flame cutting
9 results
9
See more
Language
English
81 results
81
French
19 results
19
Chinese
10 results
10
German
6 results
6
Korean
1 results
1
Portuguese
1 results
1
Year of Publication
From:
To:
Database
esp@cenet
78 results
78
USPTO Issued Patents
5 results
5
