STRESS RELEASE LAYOUT AND ASSOCIATED METHODS AND DEVICES
TSAI TSUNG HAN, CHIEN VOLUME, JENG CHI CHERNG, TSENG ALLEN, LEE KUO CHENG, CHOU CHUN HAO, HO YEN HSUNG
Year of Publication 02.11.2017
Get full text
Year of Publication 02.11.2017
Patent
PROTECTION LAYER ON FIN OF FIN FIELD EFFECT TRANSISTOR(FINFET) DEVICE STRUCTURE
WU CHIH NAN, JENG CHI CHERNG, JANGJIAN SHIU KO, LIN CHUN CHE, WANG TING CHUN
Year of Publication 20.07.2016
Get full text
Year of Publication 20.07.2016
Patent
STRESS RELEASE LAYOUT AND ASSOCIATED METHODS AND DEVICES
TSAI TSUNG HAN, CHIEN VOLUME, JENG CHI CHERNG, TSENG ALLEN, LEE KUO CHENG, CHOU CHUN HAO, HO YEN HSUNG
Year of Publication 03.11.2016
Get full text
Year of Publication 03.11.2016
Patent
UNDER BUMP METALLIZATION
LEE CHIH FEI, HWANG YUAN KO, JENG CHI CHERNG, CHEN HSIN CHI, CHANG FU CHENG
Year of Publication 21.08.2015
Get full text
Year of Publication 21.08.2015
Patent
STRESS RELEASE LAYOUT AND ASSOCIATED METHODS AND DEVICES
TSAI TSUNG HAN, CHIEN VOLUME, JENG CHI CHERNG, TSENG ALLEN, LEE KUO CHENG, CHOU CHUN HAO, HO YEN HSUNG
Year of Publication 15.06.2015
Get full text
Year of Publication 15.06.2015
Patent
DUAL PROFILE SHALLOW TRENCH ISOLATION APPARATUS AND SYSTEM
CHAO CHIH KANG, CHEN PO ZEN, JENG CHI CHERNG, YANG SZU HUNG, HUNG CHIA YANG, CHENG I I
Year of Publication 01.11.2013
Get full text
Year of Publication 01.11.2013
Patent
STRESS RELEASE LAYOUT AND ASSOCIATED METHODS AND DEVICES
TSAI TSUNG HAN, CHIEN VOLUME, JENG CHI CHERNG, TSENG ALLEN, LEE KUO CHENG, CHOU CHUN HAO, HO YEN HSUNG
Year of Publication 19.03.2014
Get full text
Year of Publication 19.03.2014
Patent
Semiconductor device having planar transistor and FinFET
Kuo, Ting-Huang, Lo, Kuang-Yao, Jangjian, Shiu-Ko, Jeng, Chi-Cherng, Chen, Wei-Barn
Year of Publication 11.06.2024
Get full text
Year of Publication 11.06.2024
Patent