Characteristics of sub 5nm tri-gate nanowire MOSFETs with single and poly Si channels in SOI structure
Sung Dae Suk, Ming Li, Yun Young Yeoh, Kyoung Hwan Yeo, Jae Kyu Ha, Hyunseok Lim, HyunWoo Park, Dong-Won Kim, TaeYoung Chung, Kyung Seok Oh, Won-Seong Lee
Published in 2009 Symposium on VLSI Technology (01.06.2009)
Get full text
Published in 2009 Symposium on VLSI Technology (01.06.2009)
Conference Proceeding
A novel thin BOX SOI technology using bulk Si wafer for system-on-chip (SoC) application
Chang Woo Oh, Hyun Jun Bae, Jae Kyu Ha, Sang Jin Park, Bok Kyung Park, Dong-Won Kim, Tae-Young Chung, Kyung Seok Oh, Won-Seong Lee
Published in 2009 Symposium on VLSI Technology (01.06.2009)
Get full text
Published in 2009 Symposium on VLSI Technology (01.06.2009)
Conference Proceeding
Thin layer structure and method of forming the same
Ha, Jae-Kyu, Seo, Jun, Chae, Min-Chul, Ko, Yong-Sun, Lee, Young-Mi, Hwang, Jae-Seung
Year of Publication 19.05.2009
Get full text
Year of Publication 19.05.2009
Patent
Method of forming fine patterns using double patterning process
Park, Sang-joon, Kwon, Yong-hyun, Seo, Jun, Cho, Sung-il, Kang, Chang-jin, Ha, Jae-kyu
Year of Publication 12.05.2009
Get full text
Year of Publication 12.05.2009
Patent
THE METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
CHAE, MIN CHUL, HA, JAE KYU, HWANG, JAE SEUNG, LEE, YONG WOO, CHO, WOO JIN
Year of Publication 08.07.2008
Get full text
Year of Publication 08.07.2008
Patent
Thin layer structure and method of forming the same
CHAE MINUL, SEO JUN, KO YONG-SUN, LEE YOUNG-MI, HA JAE-KYU, HWANG JAE-SEUNG
Year of Publication 19.05.2009
Get full text
Year of Publication 19.05.2009
Patent
Method of forming fine patterns using double patterning process
SEO JUN, CHO SUNG-IL, KWON YONG-HYUN, HA JAE-KYU, PARK SANG-JOON, KANG CHANG-JIN
Year of Publication 12.05.2009
Get full text
Year of Publication 12.05.2009
Patent