DYNAMIC AND IDLE POWER REDUCTION SEQUENCE USING RECOMBINANT CLOCK AND POWER GATING
JOURDAN, Stephan J, TAN, Sin S, SRINIVASAN, Srikanth T, LOOI, Lily Pao, RADHAKRISHNAN, Sivakumar
Year of Publication 20.09.2017
Get full text
Year of Publication 20.09.2017
Patent
INTEGRATION OF PROCESSOR AND INPUT/OUTPUT HUB
DEVAL, Anant, S, SRINIVASAN, Srikanth T, LOOI, Lily Pao, TAN, Sin, S, JOURDAN, Stephan, J, BILGIN, Selim
Year of Publication 10.01.2018
Get full text
Year of Publication 10.01.2018
Patent
Dynamic and idle power reduction sequence using recombinant clock and power gating
SRINIVASAN SRIKANTH T, TAN SIN S, LOOI LILY PAO, JOURDAN STEPHAN J, RADHAKRISHNAN SIVAKUMAR
Year of Publication 15.07.2014
Get full text
Year of Publication 15.07.2014
Patent
Integration of processor and input/output hub
DEVAL ANANT S, SRINIVASAN SRIKANTH T, TAN SIN S, LOOI LILY PAO, BILGIN SELIM, JOURDAN STEPHAN J
Year of Publication 27.05.2015
Get full text
Year of Publication 27.05.2015
Patent