Halbleiterspeichervorrichtungen mit versetzten aktiven Regionen
MOON, JOO-TAE, GOO, DOO-HOON, CHO, HAN-KU, WOO, SANG-GYUN, YEO, GI-SUNG, BAEK, KYOUNG-YUN
Year of Publication 20.12.2007
Get full text
Year of Publication 20.12.2007
Patent
Formation of sub-100 nm contact hole patterns using a novel resist material
Sang-Jun Choi, Yool Kang, Jeong-Hee Chung, Sang-Gyun Woo, Joo-Tae Moon
Published in Digest of Papers Microprocesses and Nanotechnology 2000. 2000 International Microprocesses and Nanotechnology Conference (IEEE Cat. No.00EX387) (2000)
Published in Digest of Papers Microprocesses and Nanotechnology 2000. 2000 International Microprocesses and Nanotechnology Conference (IEEE Cat. No.00EX387) (2000)
Get full text
Conference Proceeding
Novel transition layer engineered Si nanocrystal flash memory with MHSOS structure featuring large V/sub th/ window and fast P/E speed
Kyong-Hee Joo, Xiofeng Wang, Jeong Hee Han, Seung-Hyun Lim, Seung-Jae Baik, Yong-Won Cha, Jin Wook Lee, In-Seok Yeo, Young-Kwan Cha, In Kyeong Yoo, U-In Chung, Joo Tae Moon, Byung-Il Ryu
Published in IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest (2005)
Published in IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest (2005)
Get full text
Conference Proceeding
New approaches to improve the endurance of TiN/HfO/sub 2//TiN capacitor during the back-end process for 70nm DRAM device
Jae Hyoung Choi, Jeong-Hee Chung, Se-Hoon Oh, Jeong Sik Choi, Cha-Young Yoo, Sung-Tae Kim, U-In Chung, Joo-Tae Moon
Published in IEEE International Electron Devices Meeting 2003 (2003)
Published in IEEE International Electron Devices Meeting 2003 (2003)
Get full text
Conference Proceeding
TiN/HfO/sub 2//TiN capacitor technology applicable to 70 nm generation DRAMs
Se-Hoon Oh, Jeong-Hee Chung, Jae-Hyoung Choi, Cha-Young Yoo, Young Sun Kim, Sung Tae Kim, U-In Chung, Joo Tae Moon
Published in 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407) (2003)
Published in 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407) (2003)
Get full text
Conference Proceeding
Methods for forming line patterns in semiconductor substrates
Kang, Yool, Choi, Sang-Jun, Moon, Joo-Tae, Chung, Jeong-Hee, Woo, Sang-Gyun
Year of Publication 20.03.2003
Get full text
Year of Publication 20.03.2003
Patent
Methods for forming line patterns in semiconductor substrates
MOON JOO-TAE, CHOI SANG-JUN, KANG YOOL, CHUNG JEONG-HEE, WOO SANG-GYUN
Year of Publication 20.03.2003
Get full text
Year of Publication 20.03.2003
Patent
DRAM scaling-down to 0.1 /spl mu/m generation using bitline spacerless storage node SAC and RIR capacitor with TiN contact plug
Beom-Jun Jin, Young-Pil Kim, Byeong-Yun Nam, Hyoung-Joon Kim, Young-Wook Park, Joo-Tae Moon
Published in 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184) (2001)
Published in 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184) (2001)
Get full text
Conference Proceeding
Methods for forming line patterns in semiconductor substrates
MOON JOO-TAE, CHOI SANG-JUN, KANG YOOL, CHUNG JEONG-HEE, WOO SANG-GYUN
Year of Publication 26.11.2002
Get full text
Year of Publication 26.11.2002
Patent
Methods for forming line patterns in semiconductor substrates
Choi, Sang-jun, Kang, Yool, Moon, Joo-tae, Chung, Jeong-hee, Woo, Sang-gyun
Year of Publication 26.11.2002
Get full text
Year of Publication 26.11.2002
Patent
Semiconductor memory devices including offset active regions
GOO DOO-HOON,CHO HAN-KU,MOON JOO-TAE,WOO SANG-GYUN,YEO GI-SUNG,BAEK KYOUNG-YUN
Year of Publication 31.05.2006
Get full text
Year of Publication 31.05.2006
Patent
Semiconductor memory devices including offset active regions
MOON JOO-TAE, CHO HAN-KU, YEO GI-SUNG, BAEK KYOUNG-YUN, GOO DOO-HOON, WOO SANG-GYUN
Year of Publication 13.04.2006
Get full text
Year of Publication 13.04.2006
Patent
Semiconductor memory device e.g. Dynamic RAM, has substrate with active regions in slots, and field separation layer provided at substrate and surrounding regions, where regions in adjacent slots are displaced in direction of one of axes
MOON, JOO-TAE, GOO, DOO-HOON, CHO, HAN-KU, WOO, SANG-GYUN, YEO, GI-SUNG, BAEK, KYOUNG-YUN
Year of Publication 13.04.2006
Get full text
Year of Publication 13.04.2006
Patent
SEMICONDUCTOR MEMORY DEVICE AND METHOD OF FABRICATING THE SAME
GOO, DOO HOON, BAEK, KYOUNG YUN, YEO, GI SUNG, MOON, JOO TAE, CHO, HAN KU, WOO, SANG GYUN
Year of Publication 12.04.2006
Get full text
Year of Publication 12.04.2006
Patent
Void free and low stress shallow trench isolation technology using P-SOG for sub 0.1 /spl mu/m device
Jin-Hwa Heo, Soo-Jin Hong, Dong-Ho Ahn, Hyun-Duk Cho, Moon-Han Park, Fujihara, K., U-In Chung, Yong-Chul Oh, Joo-Tae Moon
Published in 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303) (2002)
Published in 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303) (2002)
Get full text
Conference Proceeding