A Flash-Based Non-Uniform Sampling ADC With Hybrid Quantization Enabling Digital Anti-Aliasing Filter
Wu, Tzu-Fan, Ho, Cheng-Ru, Chen, Mike Shuo-Wei
Published in IEEE journal of solid-state circuits (01.09.2017)
Published in IEEE journal of solid-state circuits (01.09.2017)
Get full text
Journal Article
A Fractional-N Digital MDLL With Background Two-Point DTC Calibration
Zhang, Qiaochu, Su, Shiyu, Ho, Cheng-Ru, Chen, Mike Shuo-Wei
Published in IEEE journal of solid-state circuits (01.01.2022)
Published in IEEE journal of solid-state circuits (01.01.2022)
Get full text
Journal Article
A fractional-N digital PLL with background-dither-noise-cancellation loop achieving <-62.5dBc worst-case near-carrier fractional spurs in 65nm CMOS
Cheng-Ru Ho, Chen, Mike Shuo-Wei
Published in 2018 IEEE International Solid - State Circuits Conference - (ISSCC) (01.02.2018)
Published in 2018 IEEE International Solid - State Circuits Conference - (ISSCC) (01.02.2018)
Get full text
Conference Proceeding
Interference-induced DCO spur mitigation for digital phase locked loop in 65-nm CMOS
Cheng-Ru Ho, Chen, Mike Shuo-Wei
Published in ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference (01.09.2016)
Published in ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference (01.09.2016)
Get full text
Conference Proceeding
A fractional-N DPLL with adaptive spur cancellation and calibration-free injection-locked TDC in 65nm CMOS
Cheng-Ru Ho, Chen, Mike Shuo-Wei
Published in 2014 IEEE Radio Frequency Integrated Circuits Symposium (01.06.2014)
Published in 2014 IEEE Radio Frequency Integrated Circuits Symposium (01.06.2014)
Get full text
Conference Proceeding
A flash-based non-uniform sampling ADC enabling digital anti-aliasing filter in 65nm CMOS
Tzu-Fan Wu, Cheng-Ru Ho, Chen, Mike Shuo-Wei
Published in 2015 IEEE Custom Integrated Circuits Conference (CICC) (01.09.2015)
Published in 2015 IEEE Custom Integrated Circuits Conference (CICC) (01.09.2015)
Get full text
Conference Proceeding
10.5 A digital PLL with feedforward multi-tone spur cancelation loop achieving <−73dBc fractional spur and <−110dBc Reference Spur in 65nm CMOS
Cheng-Ru Ho, Chen, Mike Shuo-Wei
Published in 2016 IEEE International Solid-State Circuits Conference (ISSCC) (01.01.2016)
Published in 2016 IEEE International Solid-State Circuits Conference (ISSCC) (01.01.2016)
Get full text
Conference Proceeding