Designing system on a chip products using systems engineering tools
Hellestrand, G.R.
Published in 1999 IEEE International Symposium on Circuits and Systems (ISCAS) (1999)
Published in 1999 IEEE International Symposium on Circuits and Systems (ISCAS) (1999)
Get full text
Conference Proceeding
Half-rail differential logic
Swee Yew Choe, Rigby, G.A., Hellestrand, G.R.
Published in 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers (01.01.1997)
Published in 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers (01.01.1997)
Get full text
Conference Proceeding
Journal Article
A real-time edge detection ASIC design
Fesharaki, M.N., Hellestrand, G.R.
Published in 1994 IEEE International Symposium on Circuits and Systems (ISCAS) (1994)
Published in 1994 IEEE International Symposium on Circuits and Systems (ISCAS) (1994)
Get full text
Conference Proceeding
A neural network approach to the placement problem
Saheb Zamani, M., Hellestrand, G.R.
Published in Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair (1995)
Published in Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair (1995)
Get full text
Conference Proceeding
Multi-level equivalence in design transformation
Cheung, T.K.-Y., Hellestrand, G.R.
Published in Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair (1995)
Published in Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair (1995)
Get full text
Conference Proceeding
Dynamic half rail differential logic for low power
Swee Yew Choe, Rigby, G.A., Hellestrand, G.R.
Published in 1997 IEEE International Symposium on Circuits and Systems (ISCAS) (1997)
Published in 1997 IEEE International Symposium on Circuits and Systems (ISCAS) (1997)
Get full text
Conference Proceeding
Placement with self-organising neural networks
Zamani, M.S., Hellestrand, G.R.
Published in Proceedings of ICNN'95 - International Conference on Neural Networks (1995)
Published in Proceedings of ICNN'95 - International Conference on Neural Networks (1995)
Get full text
Conference Proceeding
Hierarchical timing estimation using a module timing overlapping technique
Kanthamanon, P., Hellestrand, G.R., Chan, R.L.K.
Published in 1995 IEEE TENCON. IEEE Region 10 International Conference on Microelectronics and VLSI. 'Asia-Pacific Microelectronics 2000'. Proceedings (1995)
Published in 1995 IEEE TENCON. IEEE Region 10 International Conference on Microelectronics and VLSI. 'Asia-Pacific Microelectronics 2000'. Proceedings (1995)
Get full text
Conference Proceeding
Real-time straight line extraction and VLSI architecture
Fesharaki, M.N., Hellestrand, G.R.
Published in Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems (1994)
Published in Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems (1994)
Get full text
Conference Proceeding
A VLSI architecture for salt-and-pepper filtering of classified images at video rates
Nicol, C.J., Avery, S.C., Hellestrand, G.R.
Published in TENCON'92 - Technology Enabling Tomorrow (1992)
Published in TENCON'92 - Technology Enabling Tomorrow (1992)
Get full text
Conference Proceeding