Showing
1 - 14
results of
14
for search '
"HWANG; JEI-FENG"
'
Skip to content
Portal K.UTB
Čeština
Login
TBU Catalog
e-resources
E-THESES
All Fields
Title
Author
Subject
Find
Advanced Search
Search Results - "HWANG; JEI-FENG"
Showing
1 - 14
results of
14
for search '
"HWANG; JEI-FENG"
'
, query time: 0.74s
Refine Results
Sort
Relevance
Date Descending
Date Ascending
1
Loading…
High voltage transistor using P+ buried layer
by
TSAI JUN-LIN
,
LIU RUEY-HSIN
,
LIU KUOIO
,
HWANG JEI
-
FENG
Year of Publication
27.05.2003
Get full text
Patent
Save to List
Saved in:
2
Loading…
High voltage transistor using P+ buried layer
by
Tsai, Jun-Lin
,
Liu, Ruey-Hsin
,
Hwang
,
Jei
-
Feng
,
Liu, Kuo-Chio
Year of Publication
27.05.2003
Get full text
Patent
Save to List
Saved in:
3
Loading…
High voltage transistor using P+ buried layer
by
TSAI JUN-LIN
,
LIU RUEY-HSIN
,
LIU KUOIO
,
HWANG JEI
-
FENG
Year of Publication
08.08.2002
Get full text
Patent
Save to List
Saved in:
4
Loading…
High voltage transistor using P+ buried layer
by
Liu, Ruey-Hsin
,
Tsai, Jun-Lin
,
Hwang
,
Jei
-
Feng
,
Liu, Kuo-Chio
Year of Publication
08.08.2002
Get full text
Patent
Save to List
Saved in:
5
Loading…
High voltage transistor using P+ buried layer
by
Tsai, Jun-Lin
,
Lin, Ruey-Hsin
,
Hwang
,
Jei
-
Feng
,
Liu, Kuo-Chio
Year of Publication
23.07.2002
Get full text
Patent
Save to List
Saved in:
6
Loading…
High voltage transistor using P+ buried layer
by
TSAI JUN-LIN
,
LIU KUOIO
,
LIN RUEY-HSIN
,
HWANG JEI
-
FENG
Year of Publication
23.07.2002
Get full text
Patent
Save to List
Saved in:
7
Loading…
High voltage transistor using P+ buried layer
by
Tsai, Jun-Lin
,
Liu, Ruey-Hsin
,
Jiang, Jyh-Min
,
Hwang
,
Jei
-
Feng
Year of Publication
28.05.2002
Get full text
Patent
Save to List
Saved in:
8
Loading…
High voltage transistor using P+ buried layer
by
JIANG JYH-MIN
,
TSAI JUN-LIN
,
LIU RUEY-HSIN
,
HWANG JEI
-
FENG
Year of Publication
28.05.2002
Get full text
Patent
Save to List
Saved in:
9
Loading…
Method of fabricating a high voltage transistor using P+ buried layer
by
TSAZ JUN-LIN
,
JIANG JYH-MIN
,
LIU RUEY-HSIN
,
HWANG JEI
-
FENG
Year of Publication
18.09.2001
Get full text
Patent
Save to List
Saved in:
10
Loading…
High voltage transistor using P+ buried layer
by
Lin, Ruey-Hsin
,
Tsai, Jun-Lin
,
Hwang
,
Jei
-
Feng
,
Liu, Kuo-Chio
Year of Publication
30.08.2001
Get full text
Patent
Save to List
Saved in:
11
Loading…
High voltage transistor using P+ buried layer
by
TSAI JUN-LIN
,
LIU KUOIO
,
LIN RUEY-HSIN
,
HWANG JEI
-
FENG
Year of Publication
30.08.2001
Get full text
Patent
Save to List
Saved in:
12
Loading…
High voltage transistor using P+ buried layer
by
TSAI JUN-LIN
,
LIU RUEY-HSIN
,
LIU KUOIO
,
HWANG JEI
-
FENG
Year of Publication
12.06.2001
Get full text
Patent
Save to List
Saved in:
13
Loading…
Use of polysilicon field plates to improve high voltage bipolar device breakdown voltage
by
JIANG JYH-MIN
,
LIOU RUEY-HSIN
,
TSAI JUN-LIN
,
HWANG JEI
-
FENG
Year of Publication
05.06.2001
Get full text
Patent
Save to List
Saved in:
14
Loading…
Field ring to improve the breakdown voltage for a high voltage bipolar device
by
LIU; KUOIO
,
TSAI; JUN-LIN
,
LIOU; RUEY-HSIN
,
HWANG
;
JEI
-
FENG
Year of Publication
19.12.2000
Get full text
Patent
Save to List
Saved in:
RSS Feed
Email Search
Save Search
Search History
Back
Refine Results
Page will reload when a filter is selected or excluded.
Limit to articles from scholarly journals
Limit to articles with full text available
Limit to Open Access content
Exclude newspaper articles
Include articles at other libraries
Expand results using synonyms
Format
Patent
14 results
14
Subject Area
chemistry
9 results
9
medicine
9 results
9
sciences
9 results
9
Topic
basic electric elements
9 results
9
electric solid state devices not otherwise provided for
9 results
9
electricity
9 results
9
semiconductor devices
9 results
9
Language
English
14 results
14
Year of Publication
From:
To:
Database
esp@cenet
9 results
9
USPTO Issued Patents
3 results
3
USPTO Published Applications
2 results
2