Phase-locked loop circuit and control method thereof
REN ZHENG, YE HONGBO, TANG YI, ZHOU WEI, HU SHAOJIAN, WANG YONG, CAO YONGFENG
Year of Publication 26.02.2014
Get full text
Year of Publication 26.02.2014
Patent
Modeling method for PSP mismatch model of MOS transistor
ZHOU HUI, CHEN SHOUMIAN, REN ZHENG, SHI YANLING, LI XI, HU SHAOJIAN, SUN LIJIE
Year of Publication 13.03.2013
Get full text
Year of Publication 13.03.2013
Patent
Integrated circuit analyzing method for changing interconnection delay parameters on basis of layout variation
ZHOU HUI, CHEN SHOUMIAN, ZHANG MENGDI, REN ZHENG, SHI YANLING, LI XI, HU SHAOJIAN
Year of Publication 20.02.2013
Get full text
Year of Publication 20.02.2013
Patent
PSP stress model applied to MOSFET (Metal Oxide Semiconductor Field Effect Transistor) electric emulation
ZHOU HUI, CHEN SHOUMIAN, REN ZHENG, SHI YANLING, LI XI, HU SHAOJIAN, SUN LIJIE
Year of Publication 06.02.2013
Get full text
Year of Publication 06.02.2013
Patent
On-chip integrated inductor
LI XIAOJIN, ZHU WENTAO, CAI JING, SHI YANLING, YE HONGBO, WANG YONG, HU SHAOJIAN
Year of Publication 14.11.2012
Get full text
Year of Publication 14.11.2012
Patent
Integrated circuit analyzing method for changing interconnection delay parameters on basis of layout variation
ZHOU HUI, CHEN SHOUMIAN, ZHANG MENGDI, REN ZHENG, SHI YANLING, LI XI, HU SHAOJIAN
Year of Publication 20.06.2012
Get full text
Year of Publication 20.06.2012
Patent
Interconnection delay parasitic parameter analyzing method
WANG MINGJUAN, CHEN SHOUMIAN, ZHANG MENGDI, REN ZHENG, SHI YANLING, LI XI, HU SHAOJIAN
Year of Publication 20.06.2012
Get full text
Year of Publication 20.06.2012
Patent